default search action

combined dblp search
author search
venue search
publication search

ask others

"Test Pattern Generation and Compaction for Crosstalk Induced Glitches and ..."

Shehzad Hasan, Ajoy Kumar Palit, Walter Anheier (2010)

> Home

Details and statistics

DOI: 10.1109/VLSI.DESIGN.2010.30

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/HasanPA10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/HasanPA10
Shehzad Hasan, Ajoy Kumar Palit, Walter Anheier:
Test Pattern Generation and Compaction for Crosstalk Induced Glitches and Delay Faults. VLSI Design 2010: 345-350

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.