default search action
Gustavo Sutter
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2023
- [j13]Tobias Alonso, Gustavo Sutter, Sergio López-Buedo, Jorge E. López de Vergara:
Enhancing Conditional Stalling to Boost Performance of Stream-Processing Logic With RAW Dependencies. IEEE Trans. Circuits Syst. II Express Briefs 70(7): 2620-2624 (2023) - 2021
- [j12]Tobias Alonso, Gustavo Sutter, Jorge E. López de Vergara:
LOCO-ANS: An Optimization of JPEG-LS Using an Efficient and Low-Complexity Coder Based on ANS. IEEE Access 9: 106606-106626 (2021)
2010 – 2019
- 2019
- [j11]Martín Vázquez, Lucas Leiva, Gustavo Sutter:
Radix-10 decimal logarithm by direct selection for 6-input LUTs programmable devices. Microprocess. Microsystems 64: 143-158 (2019) - [c22]Mario Ruiz, David Sidler, Gustavo Sutter, Gustavo Alonso, Sergio López-Buedo:
Limago: An FPGA-Based Open-Source 100 GbE TCP/IP Stack. FPL 2019: 286-292 - 2018
- [c21]Tobias Alonso, Mario Ruiz, Angel Lopez Garcia-Arias, Gustavo Sutter, Jorge E. López de Vergara:
Submicrosecond Latency Video Compression in a Low-End FPGA-based System-on-Chip. FPL 2018: 355-359 - [c20]Gustavo Sutter, Mario Ruiz, Sergio López-Buedo, Gustavo Alonso:
FPGA-based TCP/IP Checksum Offloading Engine for 100 Gbps Networks. ReConFig 2018: 1-6 - 2017
- [c19]Mario Ruiz, Gustavo Sutter, Sergio López-Buedo, Jose Fernando Zazo, Jorge E. López de Vergara:
An FPGA-based approach for packet deduplication in 100 gigabit-per-second networks. ReConFig 2017: 1-6 - [c18]Jose Fernando Zazo, Sergio López-Buedo, Mario Ruiz, Gustavo Sutter:
A single-FPGA architecture for detecting heavy hitters in 100 Gbit/s ethernet links. ReConFig 2017: 1-6 - 2016
- [j10]Mario Ruiz, Javier Ramos, Gustavo Sutter, Jorge E. López de Vergara, Sergio López-Buedo, Javier Aracil:
Accurate and affordable packet-train testing systems for multi-gigabit-per-second networks. IEEE Commun. Mag. 54(3): 80-87 (2016) - [c17]Mario Ruiz, Javier Ramos, Gustavo Sutter, Sergio López-Buedo, Jorge E. López de Vergara, C. Sisterna:
Harnessing Programmable SoCs to develop cost-effective network quality monitoring devices. FPL 2016: 1-4 - [c16]Mario Ruiz, Gustavo Sutter, Sergio López-Buedo, Jorge E. López de Vergara:
FPGA-based encrypted network traffic identification at 100 Gbit/s. ReConFig 2016: 1-6 - [c15]Jose Fernando Zazo, Sergio López-Buedo, Gustavo Sutter, Javier Aracil:
Automated synthesis of FPGA-based packet filters for 100 Gbps network monitoring applications. ReConFig 2016: 1-6 - 2015
- [c14]Mario Ruiz, Gustavo Sutter, Sergio López-Buedo, Javier Ramos, Jorge E. López de Vergara, Javier Aracil:
Leveraging open source platforms and high-level synthesis for the design of FPGA-based 10 GbE active network probes. ReConFig 2015: 1-6 - 2014
- [j9]Marco Forconesi, Gustavo Sutter, Sergio López-Buedo, Jorge E. López de Vergara, Javier Aracil:
Bridging the gap between hardware and software open source network developments. IEEE Netw. 28(5): 13-19 (2014) - [c13]Jose Fernando Zazo, Marco Forconesi, Sergio López-Buedo, Gustavo Sutter, Javier Aracil:
TNT10G: A high-accuracy 10 GbE traffic player and recorder for multi-Terabyte traces. ReConFig 2014: 1-6 - 2013
- [j8]Diego Sanchez-Roman, Victor Moreno, Sergio López-Buedo, Gustavo Sutter, Iván González, Francisco J. Gomez-Arribas, Javier Aracil:
FPGA acceleration using high-level languages of a Monte-Carlo method for pricing complex options. J. Syst. Archit. 59(3): 135-143 (2013) - [j7]Gustavo Sutter, Jean-Pierre Deschamps, José Luis Imaña:
Efficient Elliptic Curve Point Multiplication Using Digit-Serial Binary Field Operations. IEEE Trans. Ind. Electron. 60(1): 217-225 (2013) - [c12]Marco Forconesi, Gustavo Sutter, Sergio López-Buedo, Javier Aracil:
Accurate and flexible flow-based monitoring for high-speed networks. FPL 2013: 1-4 - 2012
- [b1]Jean-Pierre Deschamps, Gustavo Sutter, Enrique Cantó:
Guide to FPGA Implementation of Arithmetic Functions. Lecture Notes in Electrical Engineering 149, Springer 2012, ISBN 978-94-007-2986-5, pp. 1-459 - [j6]Iván González, Sergio López-Buedo, Gustavo Sutter, Diego Sanchez-Roman, Francisco J. Gomez-Arribas, Javier Aracil:
Virtualization of reconfigurable coprocessors in HPRC systems with multicore architecture. J. Syst. Archit. 58(6-7): 247-256 (2012) - 2011
- [j5]Diego Sanchez-Roman, Gustavo Sutter, Sergio López-Buedo, Iván González, Francisco J. Gomez-Arribas, Javier Aracil, Francisco Palacios:
High-Level Languages and Floating-Point Arithmetic for FPGA-Based CFD Simulations. IEEE Des. Test Comput. 28(4): 28-37 (2011) - [j4]Elias Todorovich, Gustavo Sutter:
Selected Papers from the Southern Programmable Logic Conference (SPL2010). Int. J. Reconfigurable Comput. 2011: 714761:1 (2011) - [j3]Gustavo Sutter, Jean-Pierre Deschamps, José Luis Imaña:
Modular Multiplication and Exponentiation Architectures for Fast RSA Cryptosystem Based on Digit Serial Computation. IEEE Trans. Ind. Electron. 58(7): 3101-3109 (2011) - 2010
- [j2]Gery Bioul, Martín Vázquez, Jean-Pierre Deschamps, Gustavo Sutter:
High-Speed FPGA 10's Complement Adders-Subtractors. Int. J. Reconfigurable Comput. 2010: 219764:1-219764:14 (2010) - [c11]Gustavo Sutter, Jean-Pierre Deschamps, José Luis Imaña:
Efficient FPGA Modular Multiplication and Exponentiation Architectures Using Digit Serial Computation. FPL 2010: 496-501
2000 – 2009
- 2009
- [c10]Gustavo Sutter, Jean-Pierre Deschamps:
High speed fixed point dividers for FPGAs. FPL 2009: 448-452 - [c9]Gustavo Sutter, Elias Todorovich, Gery Bioul, Martín Vázquez, Jean-Pierre Deschamps:
FPGA Implementations of BCD Multipliers. ReConFig 2009: 36-41 - [c8]Martín Vázquez, Gustavo Sutter, Gery Bioul, Jean-Pierre Deschamps:
Decimal Adders/Subtractors in FPGA: Efficient 6-input LUT Implementations. ReConFig 2009: 42-47 - [c7]Carlos Minchola, Gustavo Sutter:
A FPGA IEEE-754-2008 Decimal64 Floating-Point Multiplier. ReConFig 2009: 59-64 - 2008
- [j1]Gustavo Sutter, Richard Katz:
Selected Papers from SPL 2008: Programmable Logic and Applications. Int. J. Reconfigurable Comput. 2008: 921921:1-921921:2 (2008) - 2005
- [c6]Jean-Pierre Deschamps, Gustavo Sutter:
Finite Field Division Implementation. FPL 2005: 670-674 - 2004
- [c5]Gustavo Sutter, Gery Bioul, Jean-Pierre Deschamps:
Comparative Study of SRT-Dividers in FPGA. FPL 2004: 209-220 - [c4]Gustavo Sutter, Jean-Pierre Deschamps, Gery Bioul, Eduardo I. Boemo:
Power Aware Dividers in FPGA. PATMOS 2004: 574-584 - 2002
- [c3]Elias Todorovich, M. Gilabert, Gustavo Sutter, Sergio López-Buedo, Eduardo I. Boemo:
A Tool for Activity Estimation in FPGAs. FPL 2002: 340-349 - [c2]Gustavo Sutter, Elias Todorovich, Sergio López-Buedo, Eduardo I. Boemo:
FSM Decomposition for Low Power in FPGA. FPL 2002: 350-359 - [c1]Gustavo Sutter, Elias Todorovich, Sergio López-Buedo, Eduardo I. Boemo:
Low-Power FSMs in FPGA: Encoding Alternatives. PATMOS 2002: 363-370
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-08-16 19:28 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint