default search action
Swarnalatha Radhakrishnan
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2010 – 2019
- 2015
- [j2]Isuru Nawinne, Haris Javaid, Roshan G. Ragel, Swarnalatha Radhakrishnan, Sri Parameswaran
:
Exploring Multilevel Cache Hierarchies in Application Specific MPSoCs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34(12): 1991-2003 (2015) - 2014
- [i3]B. A. N. M. Bambarasinghe, H. M. S. Huruggamuwa, Roshan G. Ragel, Swarnalatha Radhakrishnan:
Axis2UNO: Web Services Enabled Openoffice.org. CoRR abs/1402.0670 (2014) - [i2]Rajitha Navarathna, Swarnalatha Radhakrishnan, Roshan G. Ragel:
Loop Unrolling in Multi-pipeline ASIP Design. CoRR abs/1402.0671 (2014) - [i1]Roshan G. Ragel, Swarnalatha Radhakrishnan, Jude Angelo Ambrose:
Instruction-set Selection for Multi-application based ASIP Design: An Instruction-level Study. CoRR abs/1403.7291 (2014) - 2013
- [c7]Tuo Li, Muhammad Shafique
CSER: HW/SW configurable soft-error resiliency for application specific instruction-set processors. DATE 2013: 707-712 - [c6]Lawrance Zhang, Jude Angelo Ambrose, Jorgen Peddersen, Sri Parameswaran
DRMA: dynamically reconfigurable MPSoC architecture. ACM Great Lakes Symposium on VLSI 2013: 239-244 - [c5]Roshan G. Ragel, Swarnalatha Radhakrishnan, Jude Angelo Ambrose, Sri Parameswaran
A Study on Instruction-set Selection Using Multi-application Based Application Specific Instruction-set Processors. VLSI Design 2013: 7-12 - 2012
- [c4]Mohammad Shihabul Haque, Roshan G. Ragel, Jude Angelo Ambrose, Swarnalatha Radhakrishnan, Sri Parameswaran
DIMSim: a rapid two-level cache simulation approach for deadline-based MPSoCs. CODES+ISSS 2012: 151-160
2000 – 2009
- 2009
- [j1]Swarnalatha Radhakrishnan, Hui Guo, Sri Parameswaran
HMP-ASIPs: heterogeneous multi-pipeline application-specific instruction-set processors. IET Comput. Digit. Tech. 3(1): 94-108 (2009) - 2006
- [b1]Swarnalatha Radhakrishnan:
Heterogeneous multi-pipeline application specific instruction-set processor design and implementation. University of New South Wales, Sydney, Australia, 2006 - [c3]Swarnalatha Radhakrishnan, Hui Guo, Sri Parameswaran
Application specific forwarding network and instruction encoding for multi-pipe ASIPs. CODES+ISSS 2006: 241-246 - [c2]Swarnalatha Radhakrishnan, Hui Guo, Sri Parameswaran
Customization of application specific heterogeneous multi-pipeline processors. DATE 2006: 746-751 - 2004
- [c1]Swarnalatha Radhakrishnan, Hui Guo, Sri Parameswaran
Dual-pipeline heterogeneous ASIP design. CODES+ISSS 2004: 12-17
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-11-14 22:02 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: