default search action
Dmitri Mihhailov
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
- [c15]Sergei Devadze, Christine Elizabeth Nielsen, Dmitri Mihhailov, Peeter Ellervee:
Architectural Solutions for High-Speed Data Processing Demands of CERN LHC Detectors with FPGA and High-Level Synthesis. NorCAS 2024: 1-7 - 2022
- [i1]Natalia Cherezova, Dmitri Mihhailov, Sergei Devadze, Artur Jutman:
HLS-based Optimization of Tau Triggering Algorithm for LHC: a case study. CoRR abs/2212.04374 (2022)
2010 – 2019
- 2013
- [c14]Dmitri Mihhailov, Artjem Rjabov, Valery Sklyarov
, Iouliia Skliarova
Optimization of address-based data sorting unit with external memory support. CompSysTech 2013: 83-90 - [c13]Valery Sklyarov
Address-based data processing over N-ary trees. EUROCON 2013: 1790-1797 - [c12]Dmitri Mihhailov, Alexander Sudnitson, Valery Sklyarov
Implementation of address-based data sorting on different FPGA platforms. EWDTS 2013: 1-4 - 2012
- [c11]Valery Sklyarov
Performance evaluation for FPGA-based processing of tree-like structures. ICECS 2012: 217-220 - 2011
- [c10]Dmitri Mihhailov, Margus Kruus
Recursion and hierarchy in digital design and prototyping: a case study. CompSysTech 2011: 45-50 - [c9]Valery Sklyarov
High-performance hardware accelerators for sorting and managing priorities. DDECS 2011: 313-318 - [c8]Valery Sklyarov
Implementation in FPGA of Address-Based Data Sorting. FPL 2011: 405-410 - [c7]Maksim Jenihhin, Maksim Gorev, Vadim Pesonen, Dmitri Mihhailov, Peeter Ellervee, Hiie Hinrikus, Maie Bachmann, Jaanus Lass:
EEG Analyzer prototype based on FPGA. ISPA 2011: 101-106 - 2010
- [c6]Alexander Sudnitson, Dmitri Mihhailov, Margus Kruus
Advanced topics of FSM design using FPGA educational boards and web-based tools. EWDTS 2010: 514-517 - [c5]Dmitri Mihhailov, Valery Sklyarov
Application-specific hardware accelerator for implementing recursive sorting algorithms. FPT 2010: 269-272 - [c4]Dmitri Mihhailov, Valery Sklyarov
Parallel FPGA-Based Implementation of Recursive Sorting Algorithms. ReConFig 2010: 121-126 - [c3]Valery Sklyarov
Synthesis and Implementation of Hierarchical Finite State Machines with Implicit Modules. ReConFig 2010: 436-441
2000 – 2009
- 2009
- [c2]Alexander Sudnitson, Dmitri Mihhailov, Margus Kruus
FSM decomposition with application to FPGA synthesis. CompSysTech 2009: 74 - 2008
- [c1]Dmitri Mihhailov, Margus Kruus
FPGA platform based digital design education. CompSysTech 2008: 53
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-11-27 21:20 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: