default search action
44th ISCA 2017: Toronto, ON, Canada
- Proceedings of the 44th Annual International Symposium on Computer Architecture, ISCA 2017, Toronto, ON, Canada, June 24-28, 2017. ACM 2017, ISBN 978-1-4503-4892-8
Machine Learning 1
- Norman P. Jouppi, Cliff Young, Nishant Patil, David A. Patterson, Gaurav Agrawal, Raminder Bajwa, Sarah Bates, Suresh Bhatia, Nan Boden, Al Borchers, Rick Boyle, Pierre-luc Cantin, Clifford Chao, Chris Clark, Jeremy Coriell, Mike Daley, Matt Dau, Jeffrey Dean, Ben Gelb, Tara Vazir Ghaemmaghami, Rajendra Gottipati, William Gulland, Robert Hagmann, C. Richard Ho, Doug Hogberg, John Hu, Robert Hundt, Dan Hurt, Julian Ibarz, Aaron Jaffey, Alek Jaworski, Alexander Kaplan, Harshit Khaitan, Daniel Killebrew, Andy Koch, Naveen Kumar, Steve Lacy, James Laudon, James Law, Diemthu Le, Chris Leary, Zhuyuan Liu, Kyle Lucke, Alan Lundin, Gordon MacKean, Adriana Maggiore, Maire Mahony, Kieran Miller, Rahul Nagarajan, Ravi Narayanaswami, Ray Ni, Kathy Nix, Thomas Norrie, Mark Omernick, Narayana Penukonda, Andy Phelps, Jonathan Ross, Matt Ross, Amir Salek, Emad Samadiani, Chris Severn, Gregory Sizikov, Matthew Snelham, Jed Souter, Dan Steinberg, Andy Swing, Mercedes Tan, Gregory Thorson, Bo Tian, Horia Toma, Erick Tuttle, Vijay Vasudevan, Richard Walter, Walter Wang, Eric Wilcox, Doe Hyun Yoon:
In-Datacenter Performance Analysis of a Tensor Processing Unit. 1-12 - Swagath Venkataramani, Ashish Ranjan
, Subarno Banerjee
ScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks. 13-26 - Angshuman Parashar, Minsoo Rhu, Anurag Mukkara, Antonio Puglielli, Rangharajan Venkatesan, Brucek Khailany, Joel S. Emer, Stephen W. Keckler, William J. Dally:
SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks. 27-40
IoT
- Hari Cherupalli, Henry Duwe, Weidong Ye, Rakesh Kumar, John Sartori:
Bespoke Processors for Applications with Ultra-low Area and Power Constraints. 41-54 - Yajing Chen, Shengshuo Lu, Cheng Fu, David T. Blaauw, Ronald Dreslinski Jr., Trevor N. Mudge, Hun-Seok Kim:
A Programmable Galois Field Processor for the Internet of Things. 55-68 - Aosen Wang, Lizhong Chen, Wenyao Xu:
XPro: A Cross-End Processing Architecture for Data Analytics in Wearables. 69-80
Security 1
- Ofir Weisse, Valeria Bertacco, Todd M. Austin:
Regaining Lost Cycles with HotCalls: A Fast Interface for SGX Secure Enclaves. 81-93 - Shaizeen Aga, Satish Narayanasamy
InvisiMem: Smart Memory Defenses for Memory Bus Side Channel. 94-106 - Amro Awad, Yipeng Wang, Deborah Shands, Yan Solihin:
ObfusMem: A Low-Overhead Access Obfuscation for Trusted Memories. 107-119
Power and Energy
- S. Karen Khatamifard, Longfei Wang, Weize Yu, Selçuk Köse
ThermoGater: Thermally-Aware On-Chip Voltage Regulation. 120-132 - Hailong Yang, Quan Chen, Moeiz Riaz, Zhongzhi Luan, Lingjia Tang, Jason Mars:
PowerChief: Intelligent Power Allocation for Multi-Stage Applications to Improve Responsiveness on Power Constrained CMP. 133-146 - Gokul Subramanian Ravi
CHARSTAR: Clock Hierarchy Aware Resource Scaling in Tiled ARchitectures. 147-160
Parallelism 1
- Matthew D. Sinclair, Johnathan Alsop, Sarita V. Adve:
Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems. 161-174 - Seunghee Shin, James Tuck, Yan Solihin:
Hiding the Long Latency of Persist Barriers Using Speculative Execution. 175-186 - Alberto Ros
Non-Speculative Load-Load Reordering in TSO. 187-200
Reliability
- Doowon Lee, Valeria Bertacco:
MTraceCheck: Validating Non-Deterministic Behavior of Memory Consistency Models in Post-Silicon Validation. 201-213 - Ruohuang Zheng, Michael C. Huang
Redundant Memory Array Architecture for Efficient Selective Protection. 214-227 - Matthew Hicks:
Clank: Architectural Support for Intermittent Computation. 228-240 - Manolis Kaliorakis, Dimitris Gizopoulos, Ramon Canal, Antonio González:
MeRLiN: Exploiting Dynamic Instruction Behavior for Fast and Accurate Microarchitecture Level Reliability Assessment. 241-254 - Minesh Patel, Jeremie S. Kim, Onur Mutlu:
The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions. 255-268
GPUs
- Zhenning Wang, Jun Yang, Rami G. Melhem, Bruce R. Childers, Youtao Zhang, Minyi Guo:
Quality of Service Support for Fine-Grained Sharing on GPUs. 269-281 - Sui Chen, Lu Peng, Samuel Irving:
Accelerating GPU Hardware Transactional Memory with Snapshot Isolation. 282-294 - Kai Wang, Calvin Lin:
Decoupled Affine Computation for SIMT GPUs. 295-306 - Gunjae Koo
Access Pattern-Aware Cache Management for Improving Data Utilization in GPU. 307-319 - Akhil Arunkumar, Evgeny Bolotin, Benjamin Y. Cho, Ugljesa Milic, Eiman Ebrahimi, Oreste Villa, Aamer Jaleel, Carole-Jean Wu, David W. Nellans:
MCM-GPU: Multi-Chip-Module GPUs for Continued Performance Scalability. 320-332
Security 2
- Alireza Nazari, Nader Sehatbakhsh
EDDIE: EM-Based Detection of Deviations in Program Execution. 333-346 - Mengjia Yan
Secure Hierarchy-Aware Cache Replacement Policy (SHARP): Defending Against Cache-Based Side Channel Attacks. 347-360 - Zhaoxia Deng, Ariel Feldman, Stuart A. Kurtz, Frederic T. Chong
Lemonade from Lemons: Harnessing Device Wearout to Create Limited-Use Security Architectures. 361-374
Accelerator Design
- Muhammad Shoaib Bin Altaf, David A. Wood:
LogCA: A High-Level Performance Model for Hardware Accelerators. 375-388 - Raghu Prabhakar, Yaqi Zhang
Plasticine: A Reconfigurable Architecture For Parallel Paterns. 389-402 - Jaeha Kung
A Programmable Hardware Accelerator for Simulating Dynamical Systems. 403-415 - Tony Nowatzki, Vinay Gangadhar, Newsha Ardalani, Karthikeyan Sankaralingam:
Stream-Dataflow Acceleration. 416-429
Virtualization and Translation
- Zi Yan
Hardware Translation Coherence for Virtualized Systems. 430-443 - Chang Hyun Park
Hybrid TLB Coalescing: Improving TLB Translation Coverage under Diverse Fragmented Memory Allocations. 444-456 - Hanna Alam, Tianhao Zhang, Mattan Erez
Do-It-Yourself Virtual Memory Translation. 457-468 - Jee Ho Ryoo, Nagendra Gulur, Shuang Song, Lizy K. John:
Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB. 469-480
Architectural support for Languages
- Aasheesh Kolli, Vaibhav Gogte, Ali G. Saidi, Stephan Diestelhorst, Peter M. Chen, Satish Narayanasamy
Language-level persistency. 481-493 - Jiho Choi, Thomas Shull, María Jesús Garzarán, Josep Torrellas:
ShortCut: Architectural Support for Fast Object Access in Scripting Languages. 494-506
Datacenters
- Dibakar Gope, David J. Schlais, Mikko H. Lipasti:
Architectural Support for Server-Side PHP Processing. 507-520 - Sudarsun Kannan
HeteroOS: OS Design for Heterogeneous Memory Management in Datacenter. 521-534
Machine Learning 2
- Yongming Shen, Michael Ferdman, Peter A. Milder:
Maximizing CNN Accelerator Efficiency Through Resource Partitioning. 535-547 - Jiecao Yu, Andrew Lukefahr, David J. Palframan, Ganesh S. Dasika, Reetuparna Das, Scott A. Mahlke:
Scalpel: Customizing DNN Pruning to the Underlying Hardware Parallelism. 548-560 - Christopher De Sa, Matthew Feldman, Christopher Ré, Kunle Olukotun:
Understanding and Optimizing Asynchronous Low-Precision Stochastic Gradient Descent. 561-574
Parallelism 2
- Zhaoshi Li, Leibo Liu, Yangdong Deng, Shouyi Yin, Yao Wang, Shaojun Wei:
Aggressive Pipelining of Irregular Applications on Reconfigurable Hardware. 575-586 - Suvinay Subramanian, Mark C. Jeffrey
Fractal: An Execution Model for Fine-Grain Nested Speculative Parallelism. 587-599 - Arun Subramaniyan, Reetuparna Das:
Parallel Automata Processor. 600-612
Memory Systems
- Rajat Kateja, Anirudh Badam, Sriram Govindan, Bikash Sharma, Greg Ganger:
Viyojit: Decoupling Battery and DRAM Capacities for Battery-Backed DRAM. 613-626 - Vinson Young, Prashant J. Nair, Moinuddin K. Qureshi:
DICE: Compressing DRAM Caches for Bandwidth and Capacity. 627-638 - Mario Drumond, Alexandros Daglis, Nooshin Sadat Mirzadeh, Dmitrii Ustiugov, Javier Picorel, Babak Falsafi, Boris Grot, Dionisios N. Pnevmatikatos:
The Mondrian Data Engine. 639-651 - Po-An Tsai, Nathan Beckmann, Daniel Sánchez:
Jenga: Software-Defined Cache Hierarchies. 652-665
Network-on-Chip
- Rahul Boyapati, Jiayi Huang, Pritam Majumder, Ki Hwan Yum, Eun Jung Kim:
APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures. 666-677 - Matthew Poremba, Itir Akgun, Jieming Yin, Onur Kayiran, Yuan Xie, Gabriel H. Loh:
There and Back Again: Optimizing the Interconnect in Networks of Memory Cubes. 678-690 - Binzhang Fu, John Kim:
Footprint: Regulating Routing Adaptiveness in Networks-on-Chip. 691-702 - Masoumeh Ebrahimi, Masoud Daneshtalab:
EbDa: A New Theory on Design and Verification of Deadlock-free Interconnection Networks. 703-715
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-17 21:06 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: