default search action
43rd ISCA 2016: Seoul, South Korea
- 43rd ACM/IEEE Annual International Symposium on Computer Architecture, ISCA 2016, Seoul, South Korea, June 18-22, 2016. IEEE Computer Society 2016, ISBN 978-1-4673-8947-1
Session 1A: Neural Networks I
- Jorge Albericio, Patrick Judd, Tayler H. Hetherington, Tor M. Aamodt, Natalie D. Enright Jerger
, Andreas Moshovos:
Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing. 1-13 - Ali Shafiee, Anirban Nag, Naveen Muralimanohar, Rajeev Balasubramonian, John Paul Strachan, Miao Hu, R. Stanley Williams
ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars. 14-26 - Ping Chi, Shuangchen Li, Cong Xu, Tao Zhang, Jishen Zhao, Yongpan Liu, Yu Wang, Yuan Xie:
PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory. 27-39
Session 1B: Heterogeneous Architecture/ Approximate Computing
- Christopher Torng, Moyang Wang, Christopher Batten:
Asymmetry-Aware Work-Stealing Runtimes. 40-52 - Hung-Wei Tseng
Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing. 53-65 - Divya Mahajan
Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration. 66-77
Session 2A: Caches
- Akanksha Jain
Back to the Future: Leveraging Belady's Algorithm for Improved Cache Replacement. 78-89 - Chang Hyun Park, Taekyung Heo, Jaehyuk Huh:
Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching. 90-102 - Hsiang-Yun Cheng
LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches. 103-114
Session 2B: Hardware Design
- David Koeplinger, Raghu Prabhakar, Yaqi Zhang
Automatic Generation of Efficient Accelerators for Reconfigurable Hardware. 115-127 - Donggyu Kim, Adam M. Izraelevitz, Christopher Celio, Hokeun Kim, Brian Zimmer, Yunsup Lee, Jonathan Bachrach, Krste Asanovic:
Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL. 128-139 - Michael A. Laurenzano, Yunqi Zhang, Jiang Chen, Lingjia Tang, Jason Mars:
PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures. 140-152
Session 3A: Accelerators
- Boncheol Gu, Andre S. Yoon, Duck-Ho Bae, Insoon Jo, Jinyoung Lee, Jonghyun Yoon, Jeong-Uk Kang, Moonsang Kwon, Chanho Yoon, Sangyeun Cho, Jaeheon Jeong, Duckhyun Chang:
Biscuit: A Framework for Near-Data Processing of Big Data Workloads. 153-165 - Muhammet Mustafa Ozdal, Serif Yesil, Taemin Kim, Andrey Ayupov, John Greth, Steven M. Burns, Özcan Özturk:
Energy Efficient Architecture for Graph Analytics Accelerators. 166-177 - Ikuo Magaki, Moein Khazraee, Luis Vega Gutierrez, Michael Bedford Taylor:
ASIC Clouds: Specializing the Datacenter. 178-190
Session 3B: GPU I
- Yunho Oh
APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs. 191-203 - Kevin Hsieh
Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems. 204-216 - Qiumin Xu, Hyeran Jeon, Keunsoo Kim, Won Woo Ro, Murali Annavaram
Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming. 230-242
Session 4A: Neural Networks II
- Song Han, Xingyu Liu, Huizi Mao, Jing Pu, Ardavan Pedram, Mark A. Horowitz, William J. Dally:
EIE: Efficient Inference Engine on Compressed Deep Neural Network. 243-254 - Robert LiKamWa, Yunhui Hou, Yuan Gao, Mia Polansky, Lin Zhong:
RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision. 255-266 - Brandon Reagen, Paul N. Whatmough, Robert Adolf, Saketh Rama, Hyunkwang Lee, Sae Kyu Lee, José Miguel Hernández-Lobato, Gu-Yeon Wei, David M. Brooks:
Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators. 267-278
Session 4B: NoC/Virtualization
- Yuan Yao
Opportunistic Competition Overhead Reduction for Expediting Critical Section in NoC Based CMPs. 279-290 - Channoh Kim, Sungmin Kim, Hyeon-Gyu Cho, Doo-Young Kim, Jaehyeok Kim, Young H. Oh, Hakbeom Jang, Jae W. Lee:
Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors. 291-303 - Christoffer Dall, Shih-Wei Li, Jin Tack Lim, Jason Nieh
ARM Virtualization: Performance and Architectural Implications. 304-316
Session 5A: Cache/Memory Compression
- Jayesh Gaur, Alaa R. Alameldeen, Sreenivas Subramoney
Base-Victim Compression: An Opportunistic Cache Compression Architecture. 317-328 - Jungrae Kim, Michael B. Sullivan, Esha Choukse, Mattan Erez
Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures. 329-340
Session 5B: Reliability I
- Prashant J. Nair, Vilas Sridharan, Moinuddin K. Qureshi:
XED: Exposing On-Die Error Detection Information for Strong Memory Reliability. 341-353 - Mohammad Mejbah Ul Alam, Abdullah Muzahid:
Production-Run Software Failure Diagnosis via Adaptive Communication Tracking. 354-366
Session 6: Neural Networks III
- Yu-Hsin Chen, Joel S. Emer, Vivienne Sze:
Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks. 367-379 - Duckhwan Kim, Jaeha Kung
Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory. 380-392 - Shaoli Liu, Zidong Du, Jinhua Tao, Dong Han, Tao Luo, Yuan Xie, Yunji Chen
Cambricon: An Instruction Set Architecture for Neural Networks. 393-405
Session 7A: Micro Architecture
- Ziqiang Huang, Andrew D. Hilton, Benjamin C. Lee:
Decoupling Loads for Nano-Instruction Set Computers. 406-417 - Timothy Hayes
Future Vector Microprocessor Extensions for Data Aggregations. 418-430 - Faissal M. Sleiman, Thomas F. Wenisch:
Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading. 431-443 - Milad Hashemi, Khubaib, Eiman Ebrahimi, Onur Mutlu, Yale N. Patt:
Accelerating Dependent Cache Misses with an Enhanced Memory Controller. 444-455
Session 7B: Datacenter
- Yunqi Zhang, David Meisner, Jason Mars, Lingjia Tang:
Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference. 456-468 - Qiang Wu, Qingyuan Deng, Lakshmi Ganesh, Chang-Hong Hsu, Yun Jin, Sanjeev Kumar, Bin Li, Justin Meza, Yee Jiun Song:
Dynamo: Facebook's Data Center-Wide Power Management System. 469-480 - Daniel Wong
Peak Efficiency Aware Scheduling for Highly Energy Proportional Servers. 481-492 - Chao Li, Zhenhua Wang, Xiaofeng Hou, Haopeng Chen, Xiaoyao Liang, Minyi Guo:
Power Attack Defense: Securing Battery-Backed Data Centers. 493-505
Session 8A: Memory I
- Mingyu Gao, Christina Delimitrou, Dimin Niu, Krishna T. Malladi, Hongzhong Zheng, Bob Brennan, Christos Kozyrakis:
DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric. 506-518 - Lunkai Zhang, Brian Neely, Diana Franklin
Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs. 519-531 - Yanqi Zhou, David Wentzlaff:
MITTS: Memory Inter-arrival Time Traffic Shaping. 532-544
Session 8B: Emerging Architectures
- Joshua San Miguel, Natalie D. Enright Jerger
The Anytime Automaton. 545-557 - Siyang Wang, Xiangyu Zhang, Yuxuan Li, Ramin Bashizade, Song Yang, Chris Dwyer, Alvin R. Lebeck:
Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units. 558-569 - Yipeng Huang
Evaluation of an Analog Accelerator for Linear Algebra. 570-582
Session 9A: GPU II
- Jin Wang, Norm Rubin, Albert Sidelnik, Sudhakar Yalamanchili:
LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs. 583-595 - Sagi Shahar, Shai Bergman, Mark Silberstein:
ActivePointers: A Case for Software Address Translation on GPUs. 596-608 - Myung Kuk Yoon, Keunsoo Kim, Sangpil Lee, Won Woo Ro, Murali Annavaram
Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit. 609-621
Session 9B: Reliability II
- Jungrae Kim, Michael B. Sullivan, Sangkug Lym, Mattan Erez
All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory. 622-633 - Henry Duwe, Xun Jian
Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation. 634-644 - Dong-Wan Kim, Mattan Erez
RelaxFault Memory Repair. 645-657
Session 10A: Energy Efficient Computing
- Raghavendra Pradyumna Pothukuchi
Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures. 658-670 - Hari Cherupalli, Rakesh Kumar, John Sartori:
Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems. 671-681 - Yanqi Zhou, Henry Hoffmann, David Wentzlaff:
CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture. 682-694
Session 10B: Memory II
- Mohammad Arjomand, Mahmut T. Kandemir, Anand Sivasubramaniam, Chita R. Das:
Boosting Access Parallelism to PCM-Based Main Memory. 695-706 - Jayneel Gandhi
Agile Paging: Exceeding the Best of Nested and Shadow Paging. 707-718 - Hoseok Seol, Wongyu Shin, Jaemin Jang, Jungwhan Choi, Jinwoong Suh, Lee-Sup Kim:
Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity. 719-730
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-20 21:07 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: