default search action
48th ICPP Workshops 2019: Kyoto, Japan
- 48th International Conference on Parallel Processing, ICPP 2019 Workshop Proceedings, Kyoto, Japan, August 05-08, 2019. ACM 2019, ISBN 978-1-4503-7196-4
AWASN 2019
- Shunroku Kawabata, Raito Matsuzaki, Hiroyuki Ebara:
Mixed synchronous and asynchronous duty-cycling protocol in sensor networks. 1:1-1:7 - Manato Fujimoto, Haruka Wada, Zhihua Zhang:
A Proposal of Care Planning Infrastructure Platform for Reducing Burden on Caretakers in Nursing Homes. 2:1-2:4 - Wei-Ting Tseng, Min-Te Sun, Kazuya Sakai, Wenlu Wang:
Turn Prediction for Special Intersections and Its Case Study. 3:1-3:9
EE HPC SOP 2019
- Anders Clausen
, Gregory A. Koenig, Sonja Klingert
An Analysis of Contracts and Relationships between Supercomputing Centers and Electricity Service Providers. 4:1-4:8 - Norman Bourassa, Walker Johnson, Jeff Broughton, Deirdre McShane Carter, Sadie Joy, Raphael Vitti, Peter Seto:
Operational Data Analytics: Optimizing the National Energy Research Scientific Computing Center Cooling Systems. 5:1-5:7 - Motohiko Matsuda, Hiroya Matsuba, Jorji Nonaka
Modeling the Existing Cooling System to Learn its Behavior for Post-K Supercomputer at RIKEN R-CCS. 6:1-6:10 - Mike Strevell, David Lambiaso, Adam Brendamour, Tom Squillo:
Designing an Energy-Efficient HPC Supercomputing Center. 7:1-7:8 - Andrea Bartolini
Paving the Way Toward Energy-Aware and Automated Datacentre. 8:1-8:8 - Grant L. Stewart, Gregory A. Koenig, Jingjing Liu, Anders Clausen
Grid Accommodation of Dynamic HPC Demand. 9:1-9:4 - Elizabeth Bautista, Melissa Romanus, Thomas Davis, Cary Whitney, Theodore Kubaska:
Collecting, Monitoring, and Analyzing Facility and Systems Data at the National Energy Research Scientific Computing Center. 10:1-10:9
EMS 2019
- Jasmin Jahic, Khuram Ali, Milad Chatrangoon, Nazanin Jahani:
(Dis)Advantages of Lock-free Synchronization Mechanisms for Multicore Embedded Systems. 11:1-11:8 - Yi-Ping You
Translating AArch64 Floating-Point Instruction Set to the x86-64 Platform. 12:1-12:7 - Heng Lin, Piyo Chen, Yuan-Shin Hwang, Jenq-Kuen Lee:
Devise Rust Compiler Optimizations on RISC-V Architectures with SIMD Instructions. 13:1-13:7 - Chao-Lin Lee, Chen-Ting Chao, Jenq-Kuen Lee, Ming-Yu Hung, Chung-Wen Huang:
Accelerate DNN Performance with Sparse Matrix Compression in Halide. 14:1-14:6 - Jasmin Jahic, Varun Kumar, Matthias Jung, Gerhard Wirrer, Norbert Wehn
Rapid Identification of Shared Memory in Multithreaded Embedded Systems with Static Scheduling. 15:1-15:8
P2S2 2019
- Zihang Zhang, Jingwei Sun, Jiepeng Zhang, Yuze Qin, Guangzhong Sun:
Constructing Skeleton for Parallel Applications with Machine Learning Methods. 16:1-16:8 - Brody Williams, Xi Wang, John D. Leidel, Yong Chen
Collective Communication for the RISC-V xBGAS ISA Extension. 17:1-17:10 - Huan Zhou, José Gracia
MPI Collectives for Multi-core Clusters: Optimized Performance of the Hybrid MPI+MPI Parallel Codes. 18:1-18:10 - Hiroya Matsuba, Motohiko Matsuda, Masatoshi Kawai:
Pyne: A programming framework for parallel simulation development. 19:1-19:10
PDML 2019
- Albert Njoroge Kahira
Accelerating Hyperparameter Optimisation with PyCOMPSs. 20:1-20:8 - Yohei Tsuji, Kazuki Osawa, Yuichiro Ueno, Akira Naruse, Rio Yokota, Satoshi Matsuoka:
Performance Optimizations and Analysis of Distributed Deep Learning with Approximated Second-Order Optimization Method. 21:1-21:8 - Guojing Cong, Chih-Chieh Yang, Fan Zhou:
Reducing global reductions in large-scale distributed training. 22:1-22:9
SRMPDS 2019
- Mehmet Soysal
On the Quality of Wall Time Estimates for Resource Allocation Prediction. 23:1-23:8 - Luan Teylo, Luciana Arantes, Pierre Sens, Lúcia Maria de A. Drummond:
A Hibernation Aware Dynamic Scheduler for Cloud Environments. 24:1-24:10 - Hamza Djigal
Task Scheduling for Heterogeneous Computing using a Predict Cost Matrix. 25:1-25:10 - Qiufen Xia, Luyao Bai, Weifa Liang
QoS-Aware Proactive Data Replication for Big Data Analytics in Edge Clouds. 26:1-26:10 - Baicheng Yan, Zhang Yang, Limin Xiao, Yi Zhou, Bing Wei, Yao Song:
LPMS: A Low-cost Topology-aware Process Mapping Method for Large-scale Parallel Applications on Shared HPC Systems. 27:1-27:10
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-15 19:43 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: