default search action
18th Hot Chips Symposium 2006: Stanford, CA, USA
- 2006 IEEE Hot Chips 18 Symposium (HCS), Stanford, CA, USA, August 20-22, 2006. IEEE 2006, ISBN 978-1-4673-8867-2
- Bernard S. Meyerson:
Collaborative innovation; a new lever in information technology development. 1-27 - Glen Stone:
Who owns the living room? 1-6 - Bevan M. Baas, Zhiyi Yu, Michael J. Meeuwsen, Omar Sattari, Ryan W. Apperson, Eric W. Work, Jeremy W. Webb, Michael A. Lai, Daniel Gurman, Chi Chen, Jason Cheung, Dean Truong, Tinoosh Mohsenin:
Hardware and applications of AsAP: An asynchronous array of simple processors. 1-31 - Yuan Lin:
Multithreaded programming challenges, current practice, and languages/tools support. 1-134 - Edward C. Lin, Kai Yu, Rob A. Rutenbar
, Tsuhan Chen
In silico vox: Towards speech recognition in silicon. 1-27 - David E. Fisch, Anant Singh, Greg Popov:
Z-RAM® ultra-dense memory for 90nm and below. 1-35 - Kai Cheng, Sundaram Chinthamani, Sivakumar Radhakrishnan, Faye A. Briggs, Kathy Debnath:
Blackford: A duall processor chipset for servers and workstatiions. 1-28 - Ali-Reza Adl-Tabatabai:
Transactional memory introduction. 1-21 - Tse-Yu Yeh:
Low-power, high-performance architecture of the PWRficient processor family. 1-29 - Jan van Lunteren:
A novel processor architecture for high-performance stream processing. 1-24 - Q. Yamada:
Who owns the living room? 1-8 - Jack Doweck:
Inside Intel® Core microarchitecture. 1-35 - K. Suzuki, Y. Naruse, Hideyuki Funaki, Kazuhiko Itaya, S. Uchikoga:
Micro manipulator array for nano-bioelectronics era. 1-27 - Jan M. Rabaey:
Wireless in the home - opportunities and challenges. 1-134 - Christos Kozyrakis:
Transactional memory implementation overview. 1-31 - Ben J. Pronk:
PNX8535 hybrid television processor. 1-22 - Alan Messer:
Who owns the living room? 1-6 - Lazar Bivolarski, Bogdan Mitu, Anand Sheel, Gheorghe Stefan, Tom Thomson, Dan Tomescu:
The CA1024: A fully programmable system-on-chip for costeffective HDTV media processing. 1-26 - Bob Brummer:
Microsoft microsoft in the living room. 1-5 - Arjan Bink, Richard York:
ARM996HS™ the first licensable, clockless 32-bit processor core. 1-28 - Steve Douglass, Kees A. Vissers, Peter Alfke:
The next generation 65-nm FPGA. 1-27 - Bill Curtis:
Who owns the living room? 1-8 - Jeffrey D. Gilbert, Stephen H. Hunt, Daniel Gunadi, Ganapati Srinivas:
The tulsa processor: A dual core large shared-cache Intel® Xeon processor 7000 sequence for the MP server market segment. 1-38 - Anthony Mark Jones, Mike Butts:
TeraOPS hardware: A new massively-parallel MIMD computing fabric IC. 1-15 - David A. Patterson, Arvind, Krste Asanovic, Derek Chiou, James C. Hoe, Christos Kozyrakis, Shih-Lien Lu, Mark Oskin, Jan M. Rabaey, John Wawrzynek:
Research accelerator for multiple processors. 1-42 - Uri Cummings:
A low-latency, high-bandwidth ethernet switch chip. 1-26 - Greg Grohoski:
Niagara-2: A highly threaded server-on-a-chip. 1-22 - Balakrishnan Sundararaman:
The APP300 access network processor. 1-29 - Takashi Yoshikawa, Yutaka Yamada, Shigehiro Asano:
An implementation of hardware accelerator using dynamically reconfigurable architecture. 1-38 - James Akiyama:
Hot chips 18 industry panel: Who owns the living room? 1-5 - Marcin Klecha, Ralf Karge, Richard O'Connor:
Home entertainment-quality multimedia experience whilst on the move. 1-22 - Ryan Kinter:
The MIPS32® 34K processor: Ultimate design flexibility for embedded applications. 1-21 - Justin R. Rattner:
Cool codes for hot chips: A quantitative basis for multi-core design. 1-28 - Pat Conway, Bill Hughes:
The AMD Opteron™ CMP NorthBridge architecture: Now and in the future. 1-30 - Masayuki Ito, Takahiro Irita, Eiji Yamamoto, Kunihiko Nishiyama, Takao Koike, Yoshihiko Tsuchihashi, Hiroyuki Asano, Hiroshi Yagi, Saneaki Tamaki, Ken Tatezawa, Toshihiro Hattori, Shinichi Yoshioka, Koji Ohno:
SH-MobileG1: A single-chip application and dual-mode baseband processor. 1-24 - Stephen Hill:
Design of a reusable 1GHz, superscalar ARM processor. 1-18 - Bratin Saha:
Software transactional memory. 1-22 - Akihiko Takeo, Kazuhito Shimomura, Jun Itoh:
The ultra small HDD for the mobile applications. 1-22 - Wayne Luk, Kubilay Atasu
Towards optimal custom instruction processors. 1-23
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-07-21 01:05 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: