default search action
6th AHS 2011: San Diego, California, USA
- David Merodio, Tughrul Arslan, Umeshkumar D. Patel, Didier Keymeulen, Khaled Benkrid, Ahmet T. Erdogan, Michael Newell, Luca Fossati, Duane Armstrong:
2011 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2011, San Diego, California, USA, June 6-9, 2011. IEEE 2011, ISBN 978-1-4577-0598-4
Reconfigurable Computing Including Multicore Architectures
- Sangyeun Cho, Socrates Demetriades:
MAESTRO: Orchestrating predictive resource management in future multicore systems. 1-8 - Lei Gao, Gaurav Mittal, David Zaretsky, Prith Banerjee:
Resource optimization and deadlock prevention while generating streaming architectures from ordinary programs. 9-16 - Karel H. G. Walters, Sabih H. Gerez
, Gerard J. M. Smit, Sebastien Baillou, Gerard K. Rauwerda, Roland Trautner:
Multicore soc for on-board payload signal processing. 17-21 - Brandon Beresini, Scott Ricketts, Michael Bedford Taylor:
Unifying manycore and FPGA processing with the RUSH architecture. 22-28
Reconfigurable and Morphable Hardware
- Varun Subramanian, Anurag Umbarkar, Alex Doboli:
Maximizing the accuracy of sound based tracking via a low-cost network of reconfigurable embedded nodes. 29-35 - Scott Koziol, Paul E. Hasler:
Reconfigurable Analog VLSI circuits for robot path planning. 36-43 - Takayuki Mabuchi, Minoru Watanabe, Akifumi Ogiwara, Fuminori Kobayashi:
Optically reconflgurable gate array with a polymer-dispersed liquid crystal holographic memory. 44-49 - Lei Li, Jian Wang, Yuan Wang, Jinmei Lai:
Research on design method of scalable Configurable IP Core. 50-57
Built-in Self-test and Self-repair
- Mohammad Samie
UNITRONICS: A novel bio-inspired fault tolerant cellular system. 58-65 - Michael Reibel Boesen, Jan Madsen
Application-aware optimization of redundant resources for the reconfigurable self-healing eDNA hardware architecture. 66-73 - Massoud Mokhtarpour Ghahroodi, Mark Zwolinski
Radiation hardening by design: A novel gate level approach. 74-79
Special Session on Dynamically Reconfigurable Embedded Systems
- Lars Bauer, Muhammad Shafique
Concepts, architectures, and run-time systems for efficient and adaptive reconfigurable processors. 80-87 - Monica Magalhães Pereira, Lars Braun, Michael Hübner, Jürgen Becker, Luigi Carro
Run-time resource instantiation for fault tolerance in FPGAs. 88-95 - Peter Figuli, Michael Hübner, Romuald Girardey, Falco Bapp, Thomas Bruckschlögl, Florian Thoma, Jörg Henkel, Jürgen Becker:
A heterogeneous SoC architecture with embedded virtual FPGA cores and runtime Core Fusion. 96-103 - Xabier Iturbe
Enabling FPGAs for future deep space exploration missions: Improving fault-tolerance and computation density with R3TOS. 104-112
Reconfigurable Hardware for Space Applications
- Luca Fossati, Jørgen Ilstad:
The future of embedded systems at ESA: Towards adaptability and reconfigurability. 113-120 - Vishwas Vijayendra, Paul Siqueira, Harikrishnan Chandrikakutty, Akilesh Krishnamurthy, Russell Tessier:
Real-time estimates of differential signal phase for spaceborne systems using FPGAs. 121-128 - Luca Sterpone
Analysis of SEU effects in partially reconfigurable SoPCs. 129-136
Adaptive Hardware/Software for Autonomous Systems
- Enrico Noack, Tino Noack, Vijay Patel, Ingo Schmitt, Mark Richters, Johannes Stamminger, Sonja Sievi:
Failure management for cost-effective and efficient spacecraft Operation. 137-144 - Domenic Forte
Adaptable video compression and transmission using lossy and workload balancing techniques. 145-152
Adaptive Embedded Systems: Design and Implementation
- Christian Pilato
A runtime adaptive controller for supporting hardware components with variable latency. 153-160 - Yong-Kyu Jung:
A post-manufacturing language-adaptive embedded processor system. 161-168
Special Session on New Frontiers in the Unsupervised Evolution of FPGA-based Circuits
- Fabio Cancare, Sheetal Bhandari, Davide B. Bartolini
A bird's eye view of FPGA-based Evolvable Hardware. 169-175 - Filippo Sironi, Andrea Cuoccio, Henry Hoffmann, Martina Maggio, Marco D. Santambrogio
Evolvable systems on reconfigurable architecture via self-aware adaptive applications. 176-183 - Rubén Salvador
Evolvable 2D computing matrix model for intrinsic evolution in commercial FPGAs with native reconfiguration support. 184-191 - Zdenek Vasícek, Michal Bidlo, Lukás Sekanina, Kyrre Glette:
Evolutionary design of efficient and robust switching image filters. 192-199
On-chip Learning and Adaptation
- Saurabh Sinha, Jounghyuk Suh, Bertan Bakkaloglu
A workload-aware neuromorphic controller for dynamic power and thermal management. 200-207 - Masoud Dehyadegari
An adaptive fuzzy logic-based routing algorithm for networks-on-chip. 208-214
Posters
- Gary Roosevelt, Weston Roper, Thomas Romanko:
Optimizing high speed serial communication using Honeywell Rad Hard SerDes. 215-219 - Rafal Graczyk
Exploratory study about the use of new reconfigurable FPGAs in space. 220-226 - Holger Michel, Frank Bubenhagen, Björn Fiethe, Harald Michalik, Björn Osterloh, Wayne Sullivan, Alex Wishart, Jørgen Ilstad, Sandi Habinc:
AMBA to SoCWire network on Chip bridge as a backbone for a Dynamic Reconfigurable Processing unit. 227-233 - Waqar Hussain
Application-driven dimensioning of a Coarse-Grain Reconfigurable Array. 234-239 - Mohamed El-Hadedy, Danilo Gligoroski, Svein Johan Knapskog:
Area efficient processing element architecture for compact hash functions systems on VIRTEX5 FPGA platform. 240-247 - Hanaa M. Hussain, Khaled Benkrid, Huseyin Seker, Ahmet T. Erdogan
FPGA implementation of K-means algorithm for bioinformatics application: An accelerated approach to clustering Microarray data. 248-255 - Jiong Ou, Muhammad Farooq, Jan Haase
A technique for the identification of reconfigurable resources of flexible communication systems. 256-263 - Chuan Hong, Khaled Benkrid, Xabier Iturbe
An FPGA task allocator with preliminary First-Fit 2D packing algorithms. 264-270 - Avinash Amarnath, Christof Teuscher:
A self-configurable computing architecture for unstructured and unknown reconfigurable fabrics. 271-278 - Fabien Alibart, Timothy Sherwood
Hybrid CMOS/nanodevice circuits for high throughput pattern matching applications. 279-286 - George Afonso, Rabie Ben Atitallah, Nicolas Bélanger, Martial Rubio, Stephan Stilkerich, Jean-Luc Dekeyser:
Toward generic and adaptive avionic test systems. 287-294 - Domenic Forte
Energy-aware video coding of multiple views via workload balancing. 295-302 - Michael Reibel Boesen, Didier Keymeulen, Jan Madsen
Integration of the self-healing eDNA architecture in a liquid crystal waveguide-based Fourier Transform Spectrometer. 303-310 - Jiaqing Xu, Yong Dou, Qi Lv, Jing Zhang:
Etissue: A bio-inspired match-based reconfigurable hardware architecture supporting hierarchical self-healing and self-evolution. 311-318 - Konrad R. Skup, Pawel Grudzinski, Piotr Orleanski:
Application of an adaptive digital controller for medium power satellite DC/DC converter. 319-326 - Koldo Basterretxea, Khaled Benkrid:
Embedded high-speed Model Predictive Controller on a FPGA. 327-335 - Andrés Otero
A fast Reconfigurable 2D HW core architecture on FPGAs for evolvable Self-Adaptive Systems. 336-343 - Mohd Nazrin Md. Isa
An FPGA-based parameterised and scalable optimal solutions for pairwise biological sequence analysis. 344-351 - Asmaa Al-Naqi, Ahmet T. Erdogan
Fault tolerant three-dimensional cellular genetic algorithms with adaptive migration schemes. 352-359 - Cheng Ling, Khaled Benkrid, Ahmet T. Erdogan
High performance Intra-task parallelization of Multiple Sequence Alignments on CUDA-compatible GPUs. 360-366 - Yoon Kah Leow, Ali Akoglu
High performance linear equation solver using NVIDIA GPUs. 367-374 - Server Kasap
A high performance implementation for Molecular Dynamics simulations on a FPGA supercomputer. 375-382 - Jie Li, Mingrui Xin, Jianong Jin:
An evolutionary approach for gray-level image zooming. 383-389
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-22 19:50 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: