default search action

combined dblp search
author search
venue search
publication search

ask others

"A Hierarchical Technique for Minimum-Width Layout of Two-Dimensional CMOS ..."

Avaneendra Gupta, John P. Hayes (1997)

> Home

Details and statistics

DOI: 10.1109/ICVD.1997.567954

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/GuptaH97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/GuptaH97
Avaneendra Gupta, John P. Hayes:
A Hierarchical Technique for Minimum-Width Layout of Two-Dimensional CMOS Cells. VLSI Design 1997: 15-20

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.