default search action

combined dblp search
author search
venue search
publication search

ask others

"High Performance Hardware Architecture of Linear Filters for Intelligent ..."

Tse-Wei Chen, Shao-Yi Chien (2008)

> Home

Details and statistics

DOI: 10.1007/978-3-540-89796-5_93

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/pcm/ChenC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/pcm/ChenC08
Tse-Wei Chen, Shao-Yi Chien:
High Performance Hardware Architecture of Linear Filters for Intelligent Video Processing. PCM 2008: 834-837

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.