default search action

combined dblp search
author search
venue search
publication search

ask others

"Power Aware and Delay Efficient Hybrid CMOS Full-Adder for Ultra Deep ..."

Narasimha Rao Konijeti, J. V. R. Ravindra, Pandurangaiah Yagateela (2013)

> Home

Details and statistics

DOI: 10.1109/EMS.2013.117

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ems/KonijetiRY13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ems/KonijetiRY13
Narasimha Rao Konijeti, J. V. R. Ravindra, Pandurangaiah Yagateela:
Power Aware and Delay Efficient Hybrid CMOS Full-Adder for Ultra Deep Submicron Technology. EMS 2013: 697-700

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.