default search action

combined dblp search
author search
venue search
publication search

ask others

"Optimal FPGA module placement with temporal precedence constraints."

Sándor P. Fekete, Ekkehard Köhler, Jürgen Teich (2001)

> Home

Details and statistics

DOI: 10.1109/DATE.2001.915093

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/date/FeketeKT01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/FeketeKT01
Sándor P. Fekete, Ekkehard Köhler, Jürgen Teich:
Optimal FPGA module placement with temporal precedence constraints. DATE 2001: 658-667

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.