default search action
Haixia Wang 0001
Person information
- affiliation: Tsinghua University, Beijing National Research Center for Information Science and Technology, Beijing, China
- affiliation (PhD 2004): Chinese Academy of Sciences, Beijing, China
Other persons with the same name
- Haixia Wang (aka: Hai-Xia Wang) — disambiguation page
- Haixia Wang 0002
— Zhejiang University of Technology, College of Computer Science and Technology, Hangzhou, China (and 1 more)
- Haixia Wang 0003
- Haixia Wang 0004
- Haixia Wang 0005
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
- [j8]Shixuan Zhang
SCAFinder: Formal Verification of Cache Fine-Grained Features for Side Channel Detection. IEEE Trans. Inf. Forensics Secur. 19: 8079-8093 (2024) - [j7]Rihui Sun
Lightning: Leveraging DVFS-induced Transient Fault Injection to Attack Deep Learning Accelerator of GPUs. ACM Trans. Design Autom. Electr. Syst. 29(1): 14:1-14:22 (2024) - 2023
- [c34]Chang Liu, Yongqiang Lyu, Haixia Wang, Pengfei Qiu, Dapeng Ju, Gang Qu, Dongsheng Wang:
Leaky MDU: ARM Memory Disambiguation Unit Uncovered and Vulnerabilities Exposed. DAC 2023: 1-6 - 2022
- [j6]Shangming Cai
DynaComm: Accelerating Distributed CNN Training Between Edges and Clouds Through Dynamic Communication Scheduling. IEEE J. Sel. Areas Commun. 40(2): 611-625 (2022) - [c33]Zihan Xu, Lingfeng Yin, Yongqiang Lyu, Haixia Wang, Gang Qu, Dongsheng Wang:
CacheGuard: A Behavior Model Checker for Cache Timing Side-Channel Security: (Invited Paper). ASP-DAC 2022: 19-24 - [c32]Qian Ke, Chunlu Wang, Haixia Wang, Yongqiang Lyu, Zihan Xu, Dongsheng Wang:
Model Checking for Microarchitectural Data Sampling Security. DSC 2022: 56-63 - [c31]Tongliang Li
SSB-Tree: Making Persistent Memory B+- Trees Crash-Consistent and Concurrent by Lazy-Box. IPDPS 2022: 70-80 - [i3]Pengfei Qiu, Yongqiang Lyu, Haixia Wang, Dongsheng Wang, Chang Liu, Qiang Gao, Chunlu Wang, Rihui Sun, Gang Qu:
PMUSpill: The Counters in Performance Monitor Unit that Leak SGX-Protected Secrets. CoRR abs/2207.11689 (2022) - 2021
- [i2]Shangming Cai, Dongsheng Wang, Haixia Wang, Yongqiang Lyu, Guangquan Xu, Xi Zheng, Athanasios V. Vasilakos:
DynaComm: Accelerating Distributed CNN Training between Edges and Clouds through Dynamic Communication Scheduling. CoRR abs/2101.07968 (2021) - 2020
- [j5]Yuchen Qiao, Kazuma Hashimoto, Akiko Eriguchi, Haixia Wang, Dongsheng Wang, Yoshimasa Tsuruoka, Kenjiro Taura
Parallelizing and optimizing neural Encoder-Decoder models without padding on multi-core architecture. Future Gener. Comput. Syst. 108: 1206-1213 (2020) - [c30]Zizhong Wang, Tongliang Li, Haixia Wang, Airan Shao, Yunren Bai, Shangming Cai, Zihan Xu, Dongsheng Wang:
CRaft: An Erasure-coding-supported Version of Raft for Reducing Storage Cost and Network Cost. FAST 2020: 297-308 - [c29]Zizhong Wang, Haixia Wang, Airan Shao, Dongsheng Wang:
An Adaptive Erasure-Coded Storage Scheme with an Efficient Code-Switching Algorithm. ICDCS 2020: 1177-1178 - [c28]Shangming Cai, Dongsheng Wang, Zhanye Wang, Haixia Wang:
CARD: A Congestion-Aware Request Dispatching Scheme for Replicated Metadata Server Cluster. ICPP 2020: 5:1-5:11 - [c27]Zizhong Wang, Haixia Wang, Airan Shao, Dongsheng Wang:
An Adaptive Erasure-Coded Storage Scheme with an Efficient Code-Switching Algorithm. ICPP 2020: 35:1-35:11
2010 – 2019
- 2019
- [c26]Yunren Bai, Zihan Xu, Haixia Wang, Dongsheng Wang:
Fast Recovery Techniques for Erasure-coded Clusters in Non-uniform Traffic Network. ICPP 2019: 61:1-61:10 - 2017
- [c25]Yinxing Hou, Haixia Wang, Dongsheng Wang:
GDCRT: In-Memory 2D Geographical Dynamic Cascading Range Tree. APPT 2017: 87-98 - [c24]Peng Gao, Dongsheng Wang, Haixia Wang:
FEBRE: A Fast and Efficient Bit-Flipping Reduction Technique to Extend PCM lifetime. CANDAR 2017: 277-283 - [c23]Peiqi Wang, Zhenyu Liu, Haixia Wang, Dongsheng Wang:
Data-centric computation mode for convolution in deep neural networks. IJCNN 2017: 133-139 - [c22]Yuchen Qiao, Kazuma Hashimoto, Akiko Eriguchi, Haixia Wang, Dongsheng Wang, Yoshimasa Tsuruoka
Cache Friendly Parallelization of Neural Encoder-Decoder Models Without Padding on Multi-core Architecture. IPDPS Workshops 2017: 437-440 - 2016
- [c21]Airan Shao, Dongsheng Wang, Haixia Wang:
Pull-off buffer: Borrowing cache space to avoid deadlock for fault-tolerant NoC routing. ICCD 2016: 464-471 - [i1]Shenchen Ruan, Haixia Wang, Dongsheng Wang:
MAC: a novel systematically multilevel cache replacement policy for PCM memory. CoRR abs/1606.03248 (2016) - 2015
- [c20]Junjie Liu, Haixia Wang, Dongsheng Wang, Yuan Gao, Zuofeng Li:
Parallelizing Convolutional Neural Networks on Intel $$^{\textregistered }$$ Many Integrated Core Architecture. ARCS 2015: 71-82 - 2013
- [j4]Muhammad Abid Mughal, Hai-Xia Wang, Dong-Sheng Wang:
The Case of Using Multiple Streams in Streaming. Int. J. Autom. Comput. 10(6): 587-596 (2013) - [c19]Chongmin Li, Dongsheng Wang, Haixia Wang, Guohong Li, Yibo Xue:
Data Access Type Aware Replacement Policy for Cache Clustering Organization of Chip Multiprocessors. APPT 2013: 254-268 - [c18]Genxian Liu, Xi Zhang, Dongsheng Wang, Zhenyu Liu, Haixia Wang:
Security Memory System for Mobile Device or Computer Against Memory Attacks. ISCTCS 2013: 1-8 - 2012
- [c17]Chongmin Li, Dongsheng Wang, Haixia Wang, Yibo Xue, Jian Li:
Proximity-Aware cache Replication. ASP-DAC 2012: 481-486 - [c16]Jinglei Wang, Dongsheng Wang, Haixia Wang, Yibo Xue:
Dynamic reusability-based replication with network address mapping in CMPs. ASP-DAC 2012: 487-492 - [c15]Sanchuan Guo, Zhenyu Liu, Dongsheng Wang, Haixia Wang, Guohong Li:
Wear-Resistant Hybrid Cache Architecture with Phase Change Memory. NAS 2012: 268-272 - 2011
- [j3]Xi Zhang, Chongmin Li, Zhenyu Liu, Haixia Wang, Dongsheng Wang, Takeshi Ikenaga:
A Novel Cache Replacement Policy via Dynamic Adaptive Insertion and Re-Reference Prediction. IEICE Trans. Electron. 94-C(4): 468-476 (2011) - [c14]Chongmin Li, Haixia Wang, Yibo Xue, Dongsheng Wang, Jian Li:
Scalable Proximity-Aware Cache Replication in Chip Multiprocessors. PACT 2011: 191-192 - [c13]Chongmin Li, Dongsheng Wang, Yibo Xue, Haixia Wang, Xi Zhang:
Enhanced Adaptive Insertion Policy for Shared Caches. APPT 2011: 16-30 - [c12]Xi Zhang, Qian Hu, Dongsheng Wang, Chongmin Li, Haixia Wang:
A Read-Write Aware Replacement Policy for Phase Change Memory. APPT 2011: 31-45 - [c11]Jinglei Wang, Dongsheng Wang, Haixia Wang, Yibo Xue:
High performance cache block replication using re-reference probability in CMPs. HiPC 2011: 1-10 - [c10]Muhammad Abid Mughal, Haixia Wang, Dongsheng Wang:
Coherent Temporal Streams in PARSEC. NAS 2011: 295-301 - 2010
- [j2]Songliu Guo, Hai-Xia Wang, Yibo Xue, Chong-Min Li, Dong-Sheng Wang:
Hierarchical Cache Directory for CMP. J. Comput. Sci. Technol. 25(2): 246-256 (2010) - [j1]Jinglei Wang, Yibo Xue, Hai-Xia Wang, Chong-Min Li, Dong-Sheng Wang:
CCNoC: Cache-Coherent Network on Chip for Chip Multiprocessors. J. Comput. Sci. Technol. 25(2): 257-266 (2010) - [c9]Chongmin Li, Haixia Wang, Yibo Xue, Xi Zhang, Dongsheng Wang:
Fast Hierarchical Cache Directory: A Scalable Cache Organization for Large-Scale CMP. NAS 2010: 367-376 - [c8]Xi Zhang, Chongmin Li, Haixia Wang, Dongsheng Wang:
A Cache Replacement Policy Using Adaptive Insertion and Re-reference Prediction. SBAC-PAD 2010: 95-102
2000 – 2009
- 2009
- [c7]Jinglei Wang, Dongsheng Wang, Yibo Xue, Haixia Wang:
An Efficient Lightweight Shared Cache Design for Chip Multiprocessors. APPT 2009: 28-40 - [c6]Xi Zhang, Dongsheng Wang, Yibo Xue, Haixia Wang, Jinglei Wang:
A Novel Cache Organization for Tiled Chip Multiprocessor. APPT 2009: 41-53 - [c5]Jinglei Wang, Yibo Xue, Haixia Wang, Dongsheng Wang:
Network caching for Chip Multiprocessors. IPCCC 2009: 341-348 - 2007
- [c4]Peng Li
LIRAC: Using Live Range Information to Optimize Memory Access. ARCS 2007: 28-42 - [c3]Haixia Wang, Dongsheng Wang, Peng Li
Exploit Temporal Locality of Shared Data in SRC Enabled CMP. NPC 2007: 384-393 - 2006
- [c2]Haixia Wang, Dongsheng Wang, Peng Li
Acceleration Techniques for Chip-Multiprocessor Simulator Debug. Asia-Pacific Computer Systems Architecture Conference 2006: 509-515 - [c1]Haixia Wang, Dongsheng Wang, Peng Li
SRC-based Cache Coherence Protocol in Chip Multiprocessor. FCST 2006: 60-70
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-11-07 20:34 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: