default search action
Hae-Wook Choi
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2010 – 2019
- 2014
- [c13]Hae Young Rha, Byoung Gu Jeon, Hae-Wook Choi:
Efficient guard interval reduction for coherent optical OFDM. OFC 2014: 1-3 - [c12]Thu Phuong Nguyen, Minh-Tuan Le, Vu-Duc Ngo
, Xuan-Nam Tran
Spatial Modulation for High-Rate Transmission Systems. VTC Spring 2014: 1-5 - 2010
- [j5]Hun-sik Kang, Min-Lee Hwang, Jin Lee, Sok-Kyu Lee, Hae-Wook Choi, Sin-Chong Park:
A Calibration Scheme for Delay Mismatch Compensation in OFDM-Based Polar Transmitter. IEICE Trans. Commun. 93-B(10): 2791-2794 (2010)
2000 – 2009
- 2007
- [c11]Seongmin Noh, Daehyun Kim, Vu-Duc Ngo
Performance and Complexity Analysis of Credit-Based End-to-End Flow Control in Network-on-Chip. ISPA 2007: 268-277 - [c10]Huy Nam Nguyen, Vu-Duc Ngo
An QoS Aware Mapping of Cores Onto NoC Architectures. ISPA 2007: 278-288 - [c9]Vu-Duc Ngo
Latency Optimization for NoC Design of H.264 Decoder Based on Self-similar Traffic Modeling. ISPA 2007: 289-302 - 2006
- [j4]Jungbo Son, Hae-Wook Choi, Sin-Chong Park:
Accelerating Verification with Reusable Testbench. IEICE Trans. Inf. Syst. 89-D(2): 853-856 (2006) - [j3]Sang-Ho Seo, Hae-Wook Choi, Sin-Chong Park:
Low Latency and Memory Efficient Viterbi Decoder Using Modified State-Mapping Method. IEICE Trans. Commun. 89-B(4): 1413-1416 (2006) - [j2]Ho-Seok Choi, Hae-Wook Choi, Sin-Chong Park:
Instruction Based Synthesizable Testbench Architecture. IEICE Trans. Electron. 89-C(5): 653-657 (2006) - [c8]Vu-Duc Ngo
The Optimum Network on Chip Architectures for Video Object Plane Decoder Design. ISPA 2006: 75-85 - [c7]Vu-Duc Ngo
Throughput Aware Mapping for Network on Chip Design of H.264 Decoder. ISPA Workshops 2006: 791-802 - 2005
- [c6]Vu-Duc Ngo
Analyzing the Performance of Mesh and Fat-Tree Topologies for Network on Chip Design. EUC 2005: 300-310 - [c5]Huy Nam Nguyen, Vu-Duc Ngo, Hae-Wook Choi:
Realization of video object plane decoder on mesh on-chip network architecture. Circuits, Signals, and Systems 2005: 137-141 - [c4]Huy Nam Nguyen, Vu-Duc Ngo
Realization of Video Object Plane Decoder on On-Chip Network Architecture. ICESS 2005: 256-264 - [c3]Vu-Duc Ngo
Designing On-Chip Network Based on Optimal Latency Criteria. ICESS 2005: 287-298 - 2004
- [c2]Vu-Duc Ngo
An Expurgated Union Bound for Space-Time Code Systems. ICT 2004: 156-162 - [c1]Vu-Duc Ngo, Hae-Wook Choi, Sin-Chong Park:
Expurgated sphere bound for LDPC. PIMRC 2004: 2591-2595
1990 – 1999
- 1995
- [j1]Won-Chul Song, Hae-Wook Choi, Sung-Ung Kwak, Bang-Sup Song:
A 10-b 20-Msample/s low-power CMOS ADC. IEEE J. Solid State Circuits 30(5): 514-521 (1995)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-25 05:59 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: