default search action
SBAC-PAD 2012: New York, NY, USA
- Jairo Panetta, José E. Moreira, David A. Padua, Philippe O. A. Navaux:
IEEE 24th International Symposium on Computer Architecture and High Performance Computing, SBAC-PAD 2012, New York, NY, USA, October 24-26, 2012. IEEE Computer Society 2012, ISBN 978-1-4673-4790-7 - Germán Rodríguez, Cyriel Minkenberg, Ronald P. Luijten, Ramón Beivide, Patrick Geoffray, Jesús Labarta
, Mateo Valero
The Network Adapter: The Missing Link between MPI Applications and Network Performance. 1-8 - Kevin Kai-Wei Chang, Rachata Ausavarungnirun, Chris Fallin, Onur Mutlu:
HAT: Heterogeneous Adaptive Throttling for On-Chip Networks. 9-18 - Ardavan Pedram, Andreas Gerstlauer, Robert A. van de Geijn:
On the Efficiency of Register File versus Broadcast Interconnect for Collective Communications in Data-Parallel Hardware Accelerators. 19-26 - Gabriel Ilie Tanase, Gheorghe Almási, Hanhong Xue, Charles Archer:
Network Endpoints for Clusters of SMPs. 27-34 - Esteban Meneses
Assessing Energy Efficiency of Fault Tolerance Protocols for HPC Systems. 35-42 - Alberto Ros
Using Heterogeneous Networks to Improve Energy Efficiency in Direct Coherence Protocols for Many-Core CMPs. 43-50 - Marco A. Z. Alves
Energy Savings via Dead Sub-Block Prediction. 51-58 - Rance Rodrigues, Arunachalam Annamalai, Israel Koren, Sandip Kundu:
Scalable Thread Scheduling in Asymmetric Multicores for Power Efficiency. 59-66 - Diogo Sampaio, Rafael Martins de Souza, Caroline Collange, Fernando Magno Quintão Pereira:
Divergence Analysis with Affine Constraints. 67-74 - João V. F. Lima
Exploiting Concurrent GPU Operations for Efficient Work Stealing on Multi-GPUs. 75-82 - Jiaxi Hu, Zhaosen Wang, Qiyuan Qiu, Weijun Xiao, David J. Lilja:
Sparse Fast Fourier Transform on GPUs and Multi-core CPUs. 83-91 - Maurício Breternitz
Cloud Workload Analysis with SWAT. 92-99 - Akhil Langer, Jonathan Lifflander, Phil Miller
Scalable Algorithms for Distributed-Memory Adaptive Mesh Refinement. 100-107 - Jason Kane, Qing Yang:
Compression Speed Enhancements to LZO for Multi-core Systems. 108-115 - Mark Richards, Abhishek Gupta, Osman Sarood, Laxmikant V. Kalé:
Parallelizing Information Set Generation for Game Tree Search Applications. 116-123 - Jaime Cohen, Luiz A. Rodrigues, Elias P. Duarte Jr.:
A Parallel Implementation of Gomory-Hu's Cut Tree Algorithm. 124-131 - Ghislain Landry Tsafack Chetsa, Laurent Lefèvre, Jean-Marc Pierson
Beyond CPU Frequency Scaling for a Fine-grained Energy Control of HPC Systems. 132-138 - Ioannis Manousakis, Dimitrios S. Nikolopoulos
BTL: A Framework for Measuring and Modeling Energy in Memory Hierarchies. 139-146 - Alexandro Baldassin
Energy-Performance Tradeoffs in Software Transactional Memory. 147-154 - Vaibhav Sundriyal, Masha Sosonkina, Alexander Gaenko
Runtime Procedure for Energy Savings in Applications with Point-to-Point Communications. 155-162 - George Chin Jr., Andrès Márquez
Scalable Triadic Analysis of Large-Scale Graphs: Multi-core vs. Multi-processor vs. Multi-threaded Shared Memory Architectures. 163-170 - Alessandro Morari, Antonino Tumeo
Efficient Sorting on the Tilera Manycore Architecture. 171-178 - Murtaza Ali
Level-3 BLAS on the TI C6678 Multi-core DSP. 179-186 - Nam Ma, Yinglong Xia, Viktor K. Prasanna:
Parallel Exact Inference on Multicore Using MapReduce. 187-194 - Joefon Jann, R. Sarma Burugula, Ching-Farn Eric Wu, Kaoutar El Maghraoui
An OS-Hypervisor Infrastructure for Automated OS Crash Diagnosis and Recovery in a Virtualized Environment. 195-202 - Peng Lu, Binoy Ravindran
VPC: Scalable, Low Downtime Checkpointing for Virtual Clusters. 203-210 - Yoonho Park, Eric Van Hensbergen, Marius Hillenbrand, Todd Inglett, Bryan S. Rosenburg, Kyung Dong Ryu, Robert W. Wisniewski:
FusedOS: Fusing LWK Performance with FWK Functionality in a Heterogeneous Environment. 211-218 - Mohamed M. Saad
Transactional Forwarding: Supporting Highly-Concurrent STM in Asynchronous Distributed Systems. 219-226 - Luiz E. Ramos, Ricardo Bianchini:
Exploiting Phase-Change Memory in Cooperative Caches. 227-234 - Alberto Sanz, Rafael Asenjo
Global Data Re-allocation via Communication Aggregation in Chapel. 235-242 - Vladimir Gajinov, Srdjan Stipic, Osman S. Unsal
Integrating Dataflow Abstractions into the Shared Memory Model. 243-251 - Biswabandan Panda, Shankar Balachandran:
CSHARP: Coherence and SHaring Aware Cache Replacement Policies for Parallel Applications. 252-259 - Muneeb Khan, Andreas Sembrant, Erik Hagersten:
Low Overhead Instruction-Cache Modeling Using Instruction Reuse Profiles. 260-269 - Teo Milanez, Caroline Collange, Fernando Magno Quintão Pereira, Wagner Meira Jr., Renato Ferreira:
Data and Instruction Uniformity in Minimal Multi-threading. 270-277 - Rafael Auler, Paulo Centoducatte, Edson Borin:
ACCGen: An Automatic ArchC Compiler Generator. 278-285 - José Luis March, Salvador Petit
Efficiently Handling Memory Accesses to Improve QoS in Multicore Systems under Real-Time Constraints. 286-293
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-15 19:20 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: