default search action

combined dblp search
author search
venue search
publication search

ask others

"Critical Block Scheduling: A Thread-Level Parallelizing Mechanism for a ..."

Slo-Li Chu (2007)

> Home

Details and statistics

DOI: 10.1007/978-3-540-85261-2_18

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/lcpc/Chu07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/lcpc/Chu07
Slo-Li Chu:
Critical Block Scheduling: A Thread-Level Parallelizing Mechanism for a Heterogeneous Chip Multiprocessor Architecture. LCPC 2007: 261-275

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.