default search action

combined dblp search
author search
venue search
publication search

ask others

"A regular interconnection scheme for efficient mapping of DSP kernels into ..."

Sotirios Xydis, George Economakos, Kiamal Z. Pekmestzi (2007)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-09

- view
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/eusipco/XydisEP07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eusipco/XydisEP07
Sotirios Xydis, George Economakos, Kiamal Z. Pekmestzi:
A regular interconnection scheme for efficient mapping of DSP kernels into reconfigurable hardware. EUSIPCO 2007: 1004-1008

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.