default search action

combined dblp search
author search
venue search
publication search

ask others

"Optically Reconfigurable Gate Array VLSI That Can Support a Perfect ..."

Sae Goto, Minoru Watanabe, Nobuya Watanabe (2022)

> Home

Details and statistics

DOI: 10.1109/APCCAS55924.2022.10090314

access: closed

type: Conference or Workshop Paper

metadata version: 2023-04-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/GotoWW22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/GotoWW22
Sae Goto, Minoru Watanabe, Nobuya Watanabe:
Optically Reconfigurable Gate Array VLSI That Can Support a Perfect Parallel Configuration. APCCAS 2022: 241-245

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.