default search action

combined dblp search
author search
venue search
publication search

ask others

"Soft Error Rate Analysis for Combinational Logic Using An Accurate ..."

Feng Wang et al. (2007)

> Home

Details and statistics

DOI: 10.1109/VLSID.2007.145

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/WangXRV07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/WangXRV07
Feng Wang, Yuan Xie, R. Rajaraman, Balaji Vaidyanathan:
Soft Error Rate Analysis for Combinational Logic Using An Accurate Electrical Masking Model. VLSI Design 2007: 165-170

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.