default search action

combined dblp search
author search
venue search
publication search

ask others

"Integration of High-Level Modeling, Formal Verification, and High-Level ..."

Sreeranga P. Rajan, Masahiro Fujita (1998)

> Home

Details and statistics

DOI: 10.1109/ICVD.1998.646663

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/RajanF98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/RajanF98
Sreeranga P. Rajan, Masahiro Fujita:
Integration of High-Level Modeling, Formal Verification, and High-Level Synthesis in ATM Switch Design. VLSI Design 1998: 552-557

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.