default search action

combined dblp search
author search
venue search
publication search

ask others

"An Ultra-Low Latency 7.8-13.6 pJ/b Reconfigurable Neural Network-Assisted ..."

Chieh-Fang Teng, Chun-Hsiang Chen, An-Yeu Andy Wu (2020)

> Home

Details and statistics

DOI: 10.1109/VLSICIRCUITS18222.2020.9163022

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/TengCW20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/TengCW20
Chieh-Fang Teng, Chun-Hsiang Chen, An-Yeu Andy Wu:
An Ultra-Low Latency 7.8-13.6 pJ/b Reconfigurable Neural Network-Assisted Polar Decoder with Multi-Code Length Support. VLSI Circuits 2020: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.