default search action

combined dblp search
author search
venue search
publication search

ask others

"315-GHz Self-Synchronizing Minimum Shift Keying Receiver in 65-nm CMOS."

Ibukunoluwa Momson et al. (2020)

> Home

Details and statistics

DOI: 10.1109/VLSICIRCUITS18222.2020.9162779

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/MomsonDY0K20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/MomsonDY0K20
Ibukunoluwa Momson, Shenggang Dong, Pavan Yelleswarapu, Wooyeol Choi, Kenneth K. O:
315-GHz Self-Synchronizing Minimum Shift Keying Receiver in 65-nm CMOS. VLSI Circuits 2020: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.