default search action
Zhiwei Li 0008
Person information
- affiliation: National University of Defense Technology, College of Electronic Science and Technology, Changsha, China
- affiliation: Arizona State University, School of Electrical, Computer and Energy Engineering, Tempe, AZ, USA
Other persons with the same name
- Zhiwei Li (aka: Zhi-wei Li, Zhi-Wei Li) — disambiguation page
- Zhiwei Li 0001
— Central South University, Department of Surveying and Remote Sensing, Changsha, China (and 2 more)
- Zhiwei Li 0002
- Zhiwei Li 0003
- Zhiwei Li 0004
- Zhiwei Li 0005
- Zhiwei Li 0006 — Xiaomi EV, Beijing, China (and 2 more)
- Zhiwei Li 0007
- Zhiwei Li 0009
- Zhiwei Li 0010
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
- [j21]Mingxin Deng
Efficient Parallel Polynomial-Based Compensation Structure for Frequency Response Mismatch in Two-Channel TI-ADCs. IEEE Trans. Circuits Syst. II Express Briefs 71(2): 992-996 (2024) - 2023
- [j20]Yi Sun
In-Sensor Reservoir Computing Based on Optoelectronic Synapse. Adv. Intell. Syst. 5(1) (2023) - [j19]Yinan Wang
Unified Filter Order Estimate for Minimax-Designed Linear-Phase FIR Wideband and Lowpass Digital Differentiators. Circuits Syst. Signal Process. 42(11): 6966-6987 (2023) - [j18]Junwei Zeng
AIMCU-MESO: An In-Memory Computing Unit Constructed by MESO Device. ACM Trans. Design Autom. Electr. Syst. 28(1): 8:1-8:16 (2023) - [c5]Jiadong Wu, Yinan Wang
A High-speed and Low-power FPGA Implementation of Spiking Convolutional Neural Network Using Logarithmic Quantization. ICNC-FSKD 2023: 1-8 - 2022
- [j17]Zhiwei Li
Error Detection and Correction Method Toward Fully Memristive Stateful Logic Design. Adv. Intell. Syst. 4(5) (2022) - [j16]Weihe Wang
Pipelined Memristive Analog-to-Digital Converter With Self-Adaptive Weight Tuning. IEEE J. Emerg. Sel. Topics Circuits Syst. 12(4): 913-921 (2022) - [j15]Jiwei Li
In Situ Learning in Hardware Compatible Multilayer Memristive Spiking Neural Network. IEEE Trans. Cogn. Dev. Syst. 14(2): 448-461 (2022) - [j14]Jie Peng
CMQ: Crossbar-Aware Neural Network Mixed-Precision Quantization via Differentiable Architecture Search. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(11): 4124-4133 (2022) - [j13]Xingzhi Fu
High-Speed Memristor-Based Ripple Carry Adders in 1T1R Array Structure. IEEE Trans. Circuits Syst. II Express Briefs 69(9): 3889-3893 (2022) - [j12]Yinan Wang
On the Compensation of Timing Mismatch in Two-Channel Time-Interleaved ADCs: Strategies and a Novel Parallel Compensation Structure. IEEE Trans. Signal Process. 70: 2460-2475 (2022) - 2021
- [j11]Jiwei Li, Hui Xu, Shengyang Sun, Zhiwei Li
In-situ learning in multilayer locally-connected memristive spiking neural network. Neurocomputing 463: 251-264 (2021) - [j10]Haijun Liu
Binary Memristive Synapse Based Vector Neural Network Architecture and Its Application. IEEE Trans. Circuits Syst. II Express Briefs 68(2): 772-776 (2021) - [c4]Xingzhi Fu, Hui Xu, Yinan Wang
MAGIC-Based Nonvolatile Binary Counters. APCCAS 2021: 173-176 - [c3]Hongchang Long, Jietao Diao, Xi Zhu, Zhiwei Li
Logic Implementation Based on Double Memristors. ISCAS 2021: 1-5 - 2020
- [j9]Xi Zhu
Solution to alleviate the impact of line resistance on the crossbar array. IET Circuits Devices Syst. 14(4): 498-504 (2020) - [j8]Jiwei Li
Enhanced Spiking Neural Network with forgetting phenomenon based on electronic synaptic devices. Neurocomputing 408: 21-30 (2020) - [j7]Xi Zhu
Implication of unsafe writing on the MAGIC NOR gate. Microelectron. J. 103: 104866 (2020) - [c2]Xi Zhu, Zhiwei Li
Unsafe Writing Impacts on the Stateful Memristor Gates. ISCAS 2020: 1-5
2010 – 2019
- 2019
- [j6]Shengyang Sun
Cases Study of Inputs Split Based Calibration Method for RRAM Crossbar. IEEE Access 7: 141792-141800 (2019) - [j5]Sen Liu
A TaOx-Based Electronic Synapse With High Precision for Neuromorphic Computing. IEEE Access 7: 184700-184706 (2019) - [j4]Shengyang Sun, Zhiwei Li
A memristor-based convolutional neural network with full parallelization architecture. IEICE Electron. Express 16(3): 20181034 (2019) - [j3]Shengyang Sun, Jiwei Li, Zhiwei Li
Quaternary synapses network for memristor-based spiking convolutional neural networks. IEICE Electron. Express 16(5): 20190004 (2019) - 2018
- [c1]Shengyang Sun, Jiwei Li, Zhiwei Li
Low-Consumption Neuromorphic Memristor Architecture Based on Convolutional Neural Networks. IJCNN 2018: 1-6 - 2016
- [j2]Jinling Xing, Qingjiang Li, Xiaobo Tian, Zhiwei Li, Hui Xu:
A memristor random circuit breaker model accounting for stimulus thermal accumulation. IEICE Electron. Express 13(14): 20160376 (2016) - [j1]Pai-Yu Chen, Zhiwei Li
Design Tradeoffs of Vertical RRAM-Based 3-D Cross-Point Array. IEEE Trans. Very Large Scale Integr. Syst. 24(12): 3460-3467 (2016)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-11-18 20:48 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: