default search action
The Journal of Signal Processing Systems, Volume 60
Volume 60, Number 1, July 2010
- Pramod Kumar Meher, Jagdish Chandra Patra
, Achutavarrier Prasad Vinod
Efficient Systolic Designs for 1- and 2-Dimensional DFT of General Transform-Lengths for High-Speed Wireless Communication Applications. 1-14 - Rizwan Asghar, Di Wu, Johan Eilert, Dake Liu:
Memory Conflict Analysis and Implementation of a Re-configurable Interleaver Architecture Supporting Unified Parallel Turbo Decoding. 15-29 - Aaron E. Cohen
Fast Reconfigurable Elliptic Curve Cryptography Acceleration for GF(2m) on 32 bit Processors. 31-45 - Ran Tao, Guangping Liang, Xing-Hao Zhao:
An Efficient FPGA-based Implementation of Fractional Fourier Transform Algorithm. 47-58 - Wei-Chi Lai, Ta-Yang Juan, Terng-Yin Hsu, Sheng-Lun Chiou:
Cross-Validation Estimation for Frequency-Dependent I/Q Imbalance in MIMO-OFDM Receivers. 59-70 - Jeng-Kuang Hwang
Efficient Recursive IDFT Scheme for Complex-valued Signals in Tap-selective Maximum-likelihood Channel Estimation. 71-80 - S. C. Chan, Yi Zhou:
On the Performance Analysis of the Least Mean M-Estimate and Normalized Least Mean M-Estimate Algorithms with Gaussian Inputs and Additive Gaussian and Contaminated Gaussian Noises. 81-103 - Tzuen Wuu Hsieh, Jin-Shiuh Taur, Sun-Yuan Kung:
A KNN-Scoring Based Core-Growing Approach to Cluster Analysis. 105-114 - Aleksandar Jovanovic, Aleksandar Perovic, Wlodzimierz Klonowski, Wlodzislaw Duch
Detection of Structural Features in Biological Signals. 115-129 - Ke Xu
Methods for Power/Throughput/Area Optimization of H.264/AVC Decoding. 131-145
Volume 60, Number 2, August 2010
- Mladen Berekovic
Editorial. 147-148 - Mohammed G. Khatib, Pieter H. Hartel
Energy-Efficient Streaming Using Non-volatile Memory. 149-168 - Zhe Ma, Francky Catthoor:
Run-time Task Overlapping on Multiprocessor Platforms. 169-182 - Muhammad Shafique
Optimizing the H.264/AVC Video Encoder Application Structure for Reconfigurable and Application-Specific Platforms. 183-210 - Yuriko Ishitobi, Tohru Ishihara
Code and Data Placement for Embedded Processors with Scratchpad and Cache Memories. 211-224 - Matthias Hartmann, Vasileios (Vassilis) Pantazis, Tom Vander Aa, Mladen Berekovic
Still Image Processing on Coarse-Grained Reconfigurable Array Architectures. 225-237 - Peter van Stralen, Andy D. Pimentel
A High-level Microprocessor Power Modeling Technique Based on Event Signatures. 239-250 - Vincent Nollet, Diederik Verkest, Henk Corporaal:
A Safari Through the MPSoC Run-Time Management Jungle. 251-268
Volume 60, Number 3, September 2010
- Xiaokang Yang, Nam Ling, Wenjun Zhang, Chang Wen Chen:
Guest Editorial: Special Issue on SoC for Multimedia Networking (SiPS 2007). 269-271 - Liwei Guo, Oscar C. Au, Mengyao Ma, Zhiqin Liang:
Fast Multi-Hypothesis Motion Compensated Filter for Video Denoising. 273-290 - Li Song, Xin Ma:
Adaptive Pixel Interpolation for Spatial Error Concealment. 291-303 - Maria Pantoja, Nam Ling:
Transcoding with Resolution Conversion Using Super-Resolution and Irregular Sampling. 305-313 - Nan Wang, Azeez Sanusi, Peiyi Zhao, Mohamed A. Elgamel, Magdy A. Bayoumi:
PMCNOC: A Pipelining Multi-channel Central Caching Network-on-chip Communication Architecture Design. 315-331 - Jani Boutellier
A Low-overhead Scheduling Methodology for Fine-grained Acceleration of Signal Processing Systems. 333-343 - Scott Fischaber, Roger F. Woods
SoC Memory Hierarchy Derivation from Dataflow Graphs. 345-361 - Tzu-Der Chuang, Yu-Jen Chen, Yi-Hau Chen, Shao-Yi Chien
Architecture Design of Fine Grain Quality Scalable Encoder with CABAC for H.264/AVC Scalable Extension. 363-375
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-11 21:17 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: