default search action

combined dblp search
author search
venue search
publication search

ask others

11th FDL 2008: Stuttgart, Germany

> Home > Conferences and Workshops > FDL

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

- view
  authority control:
- export record
  dblp key:
  - conf/fdl/2008s
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/2008s
Martin Radetzki:
Languages for Embedded Systems and their Applications - Selected Contributions on Specification, Design, and Verification from FDL'08, September 23-25, 2008, Stuttgart, Germany. Lecture Notes in Electrical Engineering 36, 2009

Part I / Model-Based System Specification Languages

- view
  authority control:
- export record
  dblp key:
  - conf/fdl/SennDBLTD08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/SennDBLTD08
Eric Senn, Saadia Dhouib, Dominique Blouin, Johann Laurent, Skander Turki, Jean-Philippe Diguet:
Power and Energy Estimations in Model-Based Design. 3-26
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/MalletS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/MalletS08
Frédéric Mallet, Robert de Simone:
MARTE vs. AADL for Discrete-Event and Discrete-Time Domains. 27-41
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/LiehrBRN08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/LiehrBRN08
Andreas W. Liehr, Klaus J. Buchenrieder, Heike S. Rolfs, Ulrich Nageldinger:
Generation of MARTE Allocation Models from Activity Threads. 43-56
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/CarioniGRS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/CarioniGRS08
Alessandro Carioni, Angelo Gargantini, Elvinia Riccobene, Patrizia Scandurra:
Model-Driven System Validation by Scenarios. 57-69
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/HyllaON08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/HyllaON08a
Kai Hylla, Jan-Hendrik Oetjens, Wolfgang Nebel:
An Advanced Simulink Verification Flow Using SystemC. 71-84

Part II / Languages for Heterogeneous System Design

- view
  authority control:
- export record
  dblp key:
  - conf/fdl/ZhouKA08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/ZhouKA08a
Dafeng Zhou, Tom J. Kazmierski, Bashir M. Al-Hashimi:
VHDL-AMS Implementation of a Numerical Ballistic CNT Model. 87-100
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/GuelazDL08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/GuelazDL08a
Rachid Guelaz, Patricia Desgreys, Patrick Loumeau:
Wide-Band Sigma-Delta ADC Design in Superconducting Technology. 101-112
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/CaluwaertsG08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/CaluwaertsG08a
Ken Caluwaerts, Dimitri Galayko:
Heterogeneous and Non-linear Modeling in SystemC-AMS. 113-128

Part III / Digital Systems Design Methodologies Based on C++

- view
  authority control:
- export record
  dblp key:
  - conf/fdl/KrekuHKQST08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/KrekuHKQST08a
Jari Kreku, Mika Hoppari, Tuomo Kestilä, Yang Qu, Juha-Pekka Soininen, Kari Tiensyrjä:
Application Workload and SystemC Platform Modeling for Performance Evaluation. 131-147
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/KhalighR08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/KhalighR08a
Rauf Salimi Khaligh, Martin Radetzki:
Adaptive Interconnect Models for Transaction-Level Simulation. 149-165
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/KerstanBR08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/KerstanBR08a
Christian Kerstan, Nico Bannow, Wolfgang Rosenstiel:
Efficient Architecture Evaluation Using Functional Mapping. 167-182
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/GladigauHT08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/GladigauHT08a
Jens Gladigau, Christian Haubelt, Jürgen Teich:
Symbolic Scheduling of SystemC Dataflow Designs. 183-199
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/StefanniQF08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/StefanniQF08
Francesco Stefanni, Davide Quaglia, Franco Fummi:
SystemC Simulation of Networked Embedded Systems. 201-211
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/HartmannRKN08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/HartmannRKN08
Philipp A. Hartmann, Philipp Reinkemeier, Henning Kleen, Wolfgang Nebel:
Modeling of Embedded Software Multitasking in SystemC/OSSS. 213-226
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/RaabeF08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/RaabeF08a
Andreas Raabe, Armin Felke:
High-Level Reconfiguration Modeling in SystemC. 227-240
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/PlavecVB08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/PlavecVB08a
Franjo Plavec, Zvonko G. Vranesic, Stephen Dean Brown:
Stream Programming for FPGAs. 241-253

Part IV / Verification and Requirements Evaluation

- view
  authority control:
- export record
  dblp key:
  - conf/fdl/PavlenkoWSKWK08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/PavlenkoWSKWK08a
Evgeny Pavlenko, Markus Wedler, Dominik Stoffel, Wolfgang Kunz, Oliver Wienand, Evgeny Karibaev:
A New Verification Technique for Custom-Designed Components at the Arithmetic Bit Level. 257-272
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/GrosseWSD08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/GrosseWSD08a
Daniel Große, Robert Wille, Robert Siegmund, Rolf Drechsler:
Debugging Contradictory Constraints in Constraint-Based Random Simulation. 273-290
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/MeroniRSB08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/MeroniRSB08a
Alessandro Meroni, Vincenzo Rana, Marco D. Santambrogio, Francesco Bruschi:
Design of Communication Infrastructures for Reconfigurable Systems. 291-307
- view
  authority control:
- export record
  dblp key:
  - conf/fdl/ViehlSBR08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fdl/ViehlSBR08a
Alexander Viehl, Björn Sander, Oliver Bringmann, Wolfgang Rosenstiel:
Analysis of Non-functional Properties of MPSoC Designs. 309-324

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.