

ABSTRACT

This document describes the known exceptions to the functional specifications (advisories).

Table of Contents

| 1 Functional Advisories | |
|--|---|
| 2 Preprogrammed Software Advisories | |
| 3 Debug Only Advisories | |
| 4 Fixed by Compiler Advisories | 2 |
| 5 Device Nomenclature | |
| 5.1 Device Symbolization and Revision Identification | |
| 6 Advisory Descriptions | 4 |
| 7 Trademarks | |
| 8 Revision History | |
| | |

1 Functional Advisories

Advisories that affect the device operation, function, or parametrics.

✓ The check mark indicates that the issue is present in the specified revision.

| Errata Number | Rev A | Rev C |
|---------------|-------|--------------|
| ADC_ERR_05 | √ | √ |
| ADC_ERR_06 | √ | √ |
| CPU_ERR_01 | √ | √ |
| FLASH_ERR_01 | √ | √ |
| I2C_ERR_05 | √ | √ |
| PMCU_ERR_07 | √ | √ |
| PMCU_ERR_10 | √ | |
| SPI_ERR_02 | √ | \checkmark |
| SPI_ERR_04 | √ | √ |
| SPI_ERR_05 | √ | √ |
| SRAM_ERR_01 | √ | |
| SYSOSC_ERR_01 | √ | √ |
| SYSOSC_ERR_02 | √ | \checkmark |
| TIMER_ERR_06 | √ | √ |
| UART_ERR_01 | √ | √ |
| UART_ERR_02 | 1 | \checkmark |

2 Preprogrammed Software Advisories

Advisories that affect factory-programmed software.

✓ The check mark indicates that the issue is present in the specified revision.

3 Debug Only Advisories

Advisories that affect only debug operation.

1



✓ The check mark indicates that the issue is present in the specified revision.

4 Fixed by Compiler Advisories

Advisories that are resolved by compiler workaround. Refer to each advisory for the IDE and compiler versions with a workaround.

 \checkmark The check mark indicates that the issue is present in the specified revision.

5 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully qualified production devices (MSP).

XMS - Experimental device that is not necessarily representative of the final device's electrical specifications

MSP - Fully qualified production device

Support tool naming prefixes:

X: Development-support product that has not yet completed Texas Instruments internal qualification testing.

null: Fully-qualified development-support product.

XMS devices and X development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format.

5.1 Device Symbolization and Revision Identification

The package diagrams below indicate the package symbolization scheme, and Table 5-1 defines the device revision to version ID mapping.




Table 5-1. Die Revisions

| Revision Letter (package marking) | Version (in the device factory constants memory) | |
|-----------------------------------|--|--|
| A | 1 | |
| С | 2 | |



The revision letter indicates the product hardware revision. Advisories in this document are marked as applicable or not applicable for a given device based on the revision letter. This letter maps to an integer stored in the memory of the device, which can be used to look up the revision using application software or a connected debug probe.

6 Advisory Descriptions



| ADC_ERR_05 | ADC Module | |
|-------------|---|--|
| Category | Functional | |
| Function | HW Event generated before enabling IP, ADC Trigger will stay in queue | |
| Description | When ADC is configured in HW event trigger mode and the trigger is generated before enabling the ADC, the ADC trigger will stay in queue. Once ADC is enabled, it will trigger sampling and conversion. | |
| Workaround | After configuring ADC in HW trigger mode, enable ADC first before giving external trigger. | |
| ADC_ERR_06 | ADC Module | |
| Category | Functional | |
| Function | ADC Output code jumps degrading DNL/INL specification | |
| Description | The ADC may have errors at a rate as high as 1 in 2M conversions in 12-bit mode. When a conversion error occurs, it will be a significant random jump in the digital output of the ADC without a corresponding change in the ADC input voltage. The magnitude of this jump is larger near major transitions in the bit values of the ADC result (more bits transitioning from 1->0, or 0->1), and largest around midscale (2048 or 0x800). Depending on the application needs the best workaround may vary, but the following workarounds in software are proposed. Selection of the best workaround is left to the judgment of the system designer. | |
| Workaround | Workaround 1: Upon ADC result outside of application threshold (via ADC Window Comparator or software thresholding), trigger or wait for another ADC result before making critical system decisions Workaround 2: During post-processing, discard ADC values which are sufficiently far from the median or expected value. The expected value should be based on the average of real samples taken in the system, and the threshold for rejection should be based on the magnitude of the measured system noise. Workaround 3: Use ADC sample averaging to minimize the effect of the results of any single incorrect conversion. | |
| CPU_ERR_01 | CPU Module | |
| Category | Functional | |

4

| CPU_ERR_01 (continued) | CPU Module | | |
|---------------------------|--|--|--|
| Function | CPU cache content can get corrupted | | |
| Description | Cache corruption can occur when switching between accessing Main flash memory, and other memory regions such as NONMAIN or Calibration data areas. | | |
| Workaround | | | |
| | Use the following procedure to access areas outside main memory safely: 1. Disable the cache by setting CTL.ICACHE to "0". 2. Perform needed access to memory area. 3. Re-enable cache by setting CTL.ICACHE to "1". | | |
| FLASH_ERR_01 | FLASH Module | | |
| Category | Functional | | |
| Function | Access to FACTORY region will lead to hard fault with MCLK is sourced from PLL at 80MHz | | |
| Description | Access to FACTORY region when the MCLK is sourcing from PLL at a high frequency(with flash wait state as 2) will trigger a hard fault. | | |
| Workaround | Set MCLK at a lower frequency(with flash wait state as 0 or 1) to access FACTORY region. | | |
| I2C_ERR_05 | I2C Module | | |
| Category | Functional | | |
| Function | I2C SDA may get stuck to zero if we toggle ACTIVE bit during ongoing transaction | | |
| Description | If ACTIVE bit is toggled during an ongoing transfer, its state machine will be reset. However, the SDA and SCL output which is driven by the master will not get reset. There is a situation where SDA is 0 and master has gone into IDLE state, here the master won't be able to move forward from the IDLE state or update the SDA value. Slave's BUSBUSY is set (toggling of the ACTIVE bit is leading to a start being detected on the line) and the BUSBUSY won't be cleared as the master will not be able to drive a STOP to clear it. | | |
| Workaround | Do not toggle the ACTIVE bit during an ongoing transaction. | | |
| PMCU_ERR_07 | PMCU Module | | |
| Category | Functional | | |



| PMCU_ERR_07 (continued) | PMCU Module | |
|----------------------------|--|--|
| Function | NRST<1sec pulse giving wrong rstcause in shutdown mode | |
| Description | The rstcause value is wrong under the following condition. Though the expected rstcause is 0x05. (i) Device is configured for shutdown mode (ii) WFI() is called (iii) Give NRST<1sec pulse to bring device out from shutdown mode | |
| Workaround | No workaround. | |
| PMCU_ERR_10 | PMCU Module | |
| Category | Functional | |
| Function | VBOOST might have larger delay under certain operating conditions | |
| Description | VBOOST for analog MUX has large delay at VDD<1.8V, which delays settling time of other modules like HFXT, COMP, SYSOSC(FCL-external R),OPA and GPAMP. | |
| Workaround | Keep VDD>=1.8V and use VBOOST in ONALWAYS mode using GENCLKCFG[23:22]=0x2. | |
| SPI_ERR_02 | SPI Module | |
| Category | Functional | |
| Function | Missing SPI Clock and data bytes after wake-up from low power mode (LPM) | |
| Description | After device wake-up from a low power state, the SPI module may not properly propagate the first few clock cycles and data bits of the first byte sent out. | |
| Workaround | To ensure SPI data integrity after a wakeup, use the following sequence when entering and exiting LPMs: | |
| | Disable SPI module Wait for Interrupt(WFI)- enter LPM Wake up from LPM (any source). Enable the SPI module. | |
| SPI_ERR_04 | SPI Module | |
| Category | Functional | |

| SPI_ERR_04 (continued) | SPI Module |
|---------------------------|---|
| Function | IDLE/BUSY status toggle after each frame receive when SPI peripheral is in only receive mode. |
| Description | In case of SPI peripheral in only receiving mode, the IDLE interrupt and BUSY status are toggling after each frame receive while SPI is receiving data continuously(SPI_PHASE=1). Here there is no data loaded into peripheral(slave) TXFIFO and TXFIFO is empty. |
| Workaround | Do not use SPI peripheral only receive mode. Set SPI in peripheral(slave) simultaneous transmit and receive mode. |
| SPI_ERR_05 | SPI Module |
| Category | Functional |
| Function | SPI Peripheral Receive Timeout interrupt is setting irrespective of RXFIFO data |
| Description | When using SPI timeout interrupt, the RXTIMEOUT counter started decrementing from the point that peripheral is stopped receiving SPI clock and setting the RXTIMEOUT interrupt irrespective of data exists in RXFIFO or not, which does not match the description in the TRM: SPI peripheral receive timeout(RTOUT) interrupt is "asserted when the receive FIFO is not empty, and no further data is received in the specified time at CTL1.RXTIMEOUT. |
| Workaround | Repeat load RXTIMEROUT counter value while receive FIFO is empty, and start timeout counting only when receive FIFO gets any data. |
| SRAM_ERR_01 | SRAM Module |
| Category | Functional |
| Function | SRAM Parity and ECC function is not supported on Rev A devices |
| Description | SRAM Parity and ECC function is not supported on Rev A devices. Please do not use SRAM Parity and ECC function on Rev A devices. |
| Workaround | None. |
| SYSOSC_ERR_01 | SYSOSC Module |
| Category | Functional |

7



| SYSOSC_ERR_01 (continued) | SYSOSC Module | |
|------------------------------|--|--|
| Function | MFCLK drift when using SYSOSC FCL together with STOP1 mode | |
| Description | If MFCLK is enabled AND SYSOSC is using the frequency correction loop (FCL) mode AND the STOP1 low power operating mode is used, Then the MFCLK may drift by two cycles when SYSOSC shifts from 4MHz back to 32MHz (either upon exit from STOP1 to RUN mode or upon an asynchronous fast clock request that forces SYSOSC to 32MHz). | |
| Workaround | | |
| | Use STOP0 mode instead of STOP1 mode. There is no MFCLK drift when STOP0 mode is used. | |
| | OR | |
| | Do not use SYSOSC in the FCL mode (leave FCL disabled) when using STOP1. | |
| SYSOSC_ERR_02 | SYSOSC Module | |
| Category | Functional | |
| Function | MFCLK does not work when Async clock request is received in an LPM where SYSOSC was disabled in FCL mode | |
| Description | MFCLK will not start to toggle in below scenario: 1. FCL mode is enabled and then MFCLK is enabled 2. Enter a low power mode where SYSOSC is disabled (SLEEP2/STOP2/STANDBY0/STANDBY1). 3. Now async requst is received from some peripherals which use MFCLK as functional clock. This is happening because on receiving async request, SYSOSC gets enabled and ulpclk becomes 32MHz. But the SYSOSCTRIM FSM does not move from DISABLE state. Due to this, the FCL bases MFCLK is gated off and it does not toggle at all. | |
| Workaround | Avoid using this scenario condition. | |
| TIMER_ERR_06 | TIMA and TIMG Module | |
| Category | Functional | |
| Function | Writing 0 to CLKEN bit does not disable counter | |
| Description | Writing 0 to the Counter Clock Control Register(CCLKCTL) Clock Enable bit(CLKEN) does not stop the timer. | |

| TIMER_ERR_06 (continued) | TIMA and TIMG Module |
|---------------------------------|--|
| Workaround | Stop the timer by writing 0 to the Counter Control(CTRCTL) Enable(EN) bit. |
| UART_ERR_01 | UART Module |
| Category | Functional |
| Function | UART start condition not detected when transitioning to STANDBY1 Mode |
| Description | After servicing an asynchronous fast clock request that was initiated by a UART transmission while the device was in STANDBY1 mode, the device will return to STANDBY1 mode. If another UART transmission begins during the transition back to STANDBY1 mode, the data is not correctly detected and received by the device. |
| Workaround | Use STANDBY0 mode or higher low power mode when expecting repeated UART start conditions. |
| UART_ERR_02 | UART Module |
| Category | Functional |
| Function | UART End of Transmission interrupt not set when only TXE is enabled |
| Description | UART End Of Transmission (EOT) interrupt does not trigger when the device is set for transmit only (CTL0.TXE = 1, CTL0.RXE = 0). EOT successfully triggers when device is set for transmit and receive (CTL0.TXE = 1, CTL0.RXE = 1) |
| Workaround | Set both CTL0.TXE and CTL0.RXE bits when utilizing the UART end of transmission interrupt. Note that you do not need to assign a pin as UART receive. |

7 Trademarks

All trademarks are the property of their respective owners.

8 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| DATE | REVISION | NOTES |
|---------------|----------|-----------------|
| November 2024 | * | Initial Release |

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated