System-Level Statistical Eye Diagram for Signal Integrity
<p>The eye diagram is a critical SI metric to show electrical degradation such as crosstalk between channels and insertion loss by parasitic resistance and capacitance. The eye diagram is obtained by overlapping the received waveforms; thus, it requires a significant amount of acquisition time.</p> "> Figure 2
<p>(<b>a</b>) The worst contour by the PDA method; (<b>b</b>) statistical eye diagram by the statistical approach. The PDA provides the inner-most contour of the eye diagram. Thus, limited information is provided. In contrast, the statistical eye diagram provides the probability distribution function (PDF) depending on the sampling time. The color represents the probability depending on the sampling time.</p> "> Figure 3
<p>Bit PDF in the statistical eye diagram. The PDF for the main cursors is from the channel response for bit ONE. The amplitude PDF is defined at the sampling time <math display="inline"><semantics> <mrow> <msub> <mrow> <mi>τ</mi> </mrow> <mrow> <mi>s</mi> <mi>a</mi> <mi>m</mi> <mi>p</mi> <mi>l</mi> <mi>i</mi> <mi>n</mi> <mi>g</mi> </mrow> </msub> </mrow> </semantics></math>.</p> "> Figure 4
<p>The above figures show the results of (<b>a</b>) 8B/10B and (<b>b</b>) TMDS encoding, respectively. Their purposes are opposite. Thus, the number of bit transitions is increased by 8B/10B encoding and decreased by TMDS encoding [<a href="#B21-electronics-13-04387" class="html-bibr">21</a>].</p> "> Figure 5
<p>The statistical eye diagrams have different probability distributions depending on the 8B/10B and TMDS encoders [<a href="#B21-electronics-13-04387" class="html-bibr">21</a>]: (<b>a</b>) eye diagram without the encoding, (<b>b</b>) eye diagram with 8B/10B encoding, and (<b>c</b>) the eye diagram with TMDS encoding. As a result of the encoding, the probabilities of the bit transitions are different for both cases. In the case of 8B/10B encoding, the non-transition area has a lower probability. The change in the probability can be identified from the darker area in the statistical eye diagram and the same is true for, the case of TMDS encoding.</p> "> Figure 6
<p>Equalized SBRs depend on the equalizer. (<b>a</b>) The SBR is the channel response for the input bits of 01000⋯. (<b>b</b>) The DFE mitigates the inter-symbol interference (ISI) based on the previous bits. Thus, the voltage level with a length of UI is attenuated after the single-bit pulse. (<b>c</b>,<b>d</b>) The pre-/de-emphasis also equalizes the ISI noise in the time domain. The pre-emphasis boosts the high frequencies; thus, the peak of the single-bit pulse is amplified. Likewise, the de-emphasis attenuates the high frequencies after the single-bit pulse. Therefore, the dip after the single-bit pulse is amplified by the de-emphasis. In other words, the emphasis amplifies the high-frequency signals locally in the time domain. (<b>e</b>) The CTLE mitigates the low frequencies or amplifies the high-frequency components in the frequency domain. The high-frequency signals over the whole pulse response are amplified by the CTLE [<a href="#B32-electronics-13-04387" class="html-bibr">32</a>].</p> "> Figure 7
<p>Statistical eye diagrams depending on equalizers: (<b>a</b>) non-equalized channel, (<b>b</b>) DFE, (<b>c</b>) pre-emphasis, (<b>d</b>) de-emphasis, and (<b>e</b>) CTLE [<a href="#B32-electronics-13-04387" class="html-bibr">32</a>].</p> "> Figure 8
<p>Single bit responses (SBRs) in multi-level signaling [<a href="#B34-electronics-13-04387" class="html-bibr">34</a>].</p> "> Figure 9
<p>Statistical eye diagram for the multi-level signaling [<a href="#B36-electronics-13-04387" class="html-bibr">36</a>]. The statistical eye diagrams have different PDFs on the logic level and the pulse levels. (<b>a</b>) When all of the logic levels have the same probability and the scaling factor, the statistical eye diagram is symmetric in terms of the probability and the distribution. (<b>b</b>) The asymmetry on the probability causes the asymmetric statistical eye diagram. (<b>c</b>) The different scaling on the pulse response also leads to the asymmetric PDF.</p> "> Figure 10
<p>Statistical eye diagram depending on the scrambling. (<b>a</b>) When the biased data are given, it has a higher probability for either ONE or ZERO. The biased probability distribution is identified from the asymmetry of the probability. (<b>b</b>) After the scrambling, the corresponding eye diagram become symmetric which means the ONE and ZERO have the same probability [<a href="#B39-electronics-13-04387" class="html-bibr">39</a>].</p> "> Figure 11
<p>Statistical eye diagram depending on the ECC. (<b>a</b>) The BCH code encodes the data bits in a bit-wise fashion, thus the effect of the BCH code on the eye diagram is not significant. (<b>b</b>) In contrast, the RS code encodes the data bits in a symbol-wise fashion, thus the RS code make the bit probability of ZERO higher [<a href="#B15-electronics-13-04387" class="html-bibr">15</a>].</p> ">
Abstract
:1. Introduction
2. Statistical Eye Diagram
- Single-bit response (SBR) calculation;
- Cursor separation from the SBR;
- ISI calculation with the pre-and post-cursors;
- Bit PDF calculation with the main cursors;
- The above procedures are iterated with sampling times.
3. System-Level Statistical Eye Diagram
3.1. Encoding
3.2. Equalizer
3.3. Multi-Level Signaling
3.4. Scrambling
3.5. Error-Correction Codes (ECCs)
4. Discussion
5. Conclusions
Author Contributions
Funding
Conflicts of Interest
References
- Schaller, R.R. Moore’s law: Past, present and future. IEEE Spectr. 1997, 34, 52–59. [Google Scholar] [CrossRef]
- Sylvester, D.; Hu, C.; Nakagawa, O.; Oh, S.-Y. Interconnect scaling: Signal integrity and performance in future high-speed CMOS designs. In Proceedings of the 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216), Honolulu, HI, USA, 9–11 June 1998. [Google Scholar] [CrossRef]
- Miller, C.M. High-Speed Digital Transmitter Characterization Using Eye Diagram Analysis. 1266 Hewlett-Packard J. 1994, 45, 29–37. [Google Scholar]
- Green, L. Understanding the importance of Signal integrity. IEEE Circuits Devices Mag. 1999, 15, 7–10. [Google Scholar] [CrossRef]
- Fan, J.; Ye, X.; Kim, J.; Archambeault, B.; Orlandi, A. Signal Integrity Design for high-speed digital circuits: Progress and directions. IEEE Trans. Electromagn. Compat. 2010, 52, 392–400. [Google Scholar] [CrossRef]
- Wu, T.-L.; Buesink, F.; Canavero, F. Overview of signal integrity and EMC Design Technologies on PCB: Fundamentals and latest progress. IEEE Trans. Electromagn. Compat. 2013, 55, 624–638. [Google Scholar] [CrossRef]
- Li, E.-P.; Wei, X.-C.; Cangellaris, A.C.; Liu, E.-X.; Zhang, Y.-J.; D’Amore, M.; Kim, J.; Sudo, T. Progress review of electromagnetic compatibility analysis technologies for packages, printed circuit boards, and novel interconnects. IEEE Trans. Electromagn. Compat. 2010, 52, 248–265. [Google Scholar] [CrossRef]
- Balanis, C.A. Advanced Engineering Electromagnetics; John Wiley & Sons: Hoboken, NJ, USA, 2012. [Google Scholar]
- Lauterbach, M. Getting more out of eye diagrams [circuit testing]. IEEE Spectr. 1997, 34, 60–63. [Google Scholar] [CrossRef]
- Kester, W. Analog-Digital Conversion; Analog Devices: Norwood, MA, USA, 2004. [Google Scholar]
- Vladimirescu, A. The Spice Book; John Wiley & Sons: New York, NY, USA, 1994. [Google Scholar]
- Sadiku, M.N.O.; Agba, L.C. A simple introduction to the transmission-line modeling. IEEE Trans. Circuits Syst. 1990, 37, 991–999. [Google Scholar] [CrossRef]
- Casper, B.K.; Haycock, M.; Mooney, R. An accurate and efficient analysis method for multi-GB/S chip-to-chip signaling schemes. In Proceedings of the 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302), Honolulu, HI, USA, 13–15 June 2002. [Google Scholar] [CrossRef]
- Jeruchim, M. Techniques for estimating the bit error rate in the simulation of Digital Communication Systems. IEEE J. Sel. Areas Commun. 1984, 2, 153–170. [Google Scholar] [CrossRef]
- Park, J.; Kim, J. Generator polynomial model-based eye diagram estimation method for Bose-Chaudhuri-Hocquenghem (BCH) code and reed-solomon (RS) code. IEEE Trans. Electromagn. Compat. 2020, 62, 240–248. [Google Scholar] [CrossRef]
- Banu, M.; Dunlop, A. A 660 MB/s CMOS clock recovery circuit with instantaneous locking for NRZ data and burst-mode transmission. In Proceedings of the 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, USA, 24–26 February 1993; pp. 102–103. [Google Scholar] [CrossRef]
- Nogawa, M.; Nishimura, K.; Kimura, S.; Yoshida, T.; Kawamura, T.; Togashi, M.; Kumozaki, K.; Ohtomo, Y. A 10gb/s burst-mode CDR IC in 0.13ΜM CMOS. In Proceedings of the ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, San Francisco, CA, USA, 10 February 2005; Volume 3, pp. 228–230. [Google Scholar] [CrossRef]
- Cho, L.-C.; Lee, C.; Hung, C.-C.; Liu, S.-I. A 33.6-to-33.8 GB/s burst-mode CDR in 90 nm CMOS technology. IEEE J. Solid-State Circuits 2009, 44, 775–783. [Google Scholar] [CrossRef]
- Widmer, A.X.; Franaszek, P.A. A DC-balanced, partitioned-block, 8b/10b transmission code. IBM J. Res. Dev. 1983, 27, 440–451. [Google Scholar] [CrossRef]
- HDMI. HDMI Specifications and Programs, HDMI Technology: Specifications and Programs. Available online: https://www.hdmi.org/spec/index (accessed on 24 September 2024).
- Park, J.; Choi, S.; Kim, J.J.; Kim, Y.; Lee, M.; Kim, H.; Bae, B.; Song, H.; Cho, K.; Lee, S.; et al. A Novel Stochastic Model-Based Eye-Diagram Estimation Method for 8B/10B and TMDS-Encoded High-Speed Channels. IEEE Trans. Electromagn. Compat. 2018, 60, 1510–1519. [Google Scholar] [CrossRef]
- Chu, X.; Wang, W.; Wang, J.; Dai, X.; Fan, J.; Li, Y. Statistical Eye diagram analysis based on double-edge responses for coding buses. IEEE Trans. Electromagn. Compat. 2020, 62, 902–913. [Google Scholar] [CrossRef]
- Razavi, B. The design of an equalizer—Part one [the analog mind]. IEEE Solid-State Circuits Mag. 2021, 13, 7–160. [Google Scholar] [CrossRef]
- Razavi, B. The design of an equalizer—Part two [the analog mind]. IEEE Solid-State Circuits Mag. 2022, 14, 7–12. [Google Scholar] [CrossRef]
- Liu, J.; Lin, X. Feature—Equalization in high-speed communication systems. IEEE Circuits Syst. Mag. 2004, 4, 4–17. [Google Scholar] [CrossRef]
- Monsen, P. Feedback equalization for fading dispersive channels. IEEE Trans. Inf. Theory 1971, 17, 56–64. [Google Scholar] [CrossRef]
- Lee, J.; Chiang, P.-C.; Peng, P.-J.; Chen, L.-Y.; Weng, C.-C. Design of 56 GB/s NRZ and PAM4 serdes transceivers in CMOS Technologies. IEEE J. Solid-State Circuits 2015, 50, 2061–2073. [Google Scholar] [CrossRef]
- Austin, M. Decision-Feedback Equalization for Digital Communication over Dispersive Channels; Massachusetts Institute of Technology Research Laboratory of Electronics: Cambridge, MA, USA, 1967. [Google Scholar]
- Belfiore, C.A.; Park, J.H. Decision feedback equalization. Proc. IEEE 1979, 67, 1143–1156. [Google Scholar] [CrossRef]
- Razavi, B. The decision-feedback equalizer [a circuit for all seasons]. IEEE Solid-State Circuits Mag. 2017, 9, 13–132. [Google Scholar] [CrossRef]
- Jung, J.W.; Razavi, B. 2.4 a 25GB/s 5.8MW CMOS equalizer. In Proceedings of the 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA, 9–13 February 2014; pp. 44–45. [CrossRef]
- Park, J.; Kim, S.; Shin, T.; Lho, D.; Park, H.; Park, G.; Kim, J. Eye diagram prediction for Input/Output Buffer Information Specification-Algorithmic Modeling Interface (IBIS-AMI). In Proceedings of the 2019 Joint International Symposium on Electromagnetic Compatibility, Sapporo and Asia-Pacific Interna-tional Symposium on Electromagnetic Compatibility (EMC Sapporo/APEMC), Sapporo, Japan, 3–7 June 2019. [Google Scholar] [CrossRef]
- Dikhaminjia, N.; He, J.; Hernandez, E.; Tsiklauri, M.; Drewniak, J.; Chada, A.; Zvonkin, M.; Mutnury, B. High-speed serial link challenges using multi-level signaling. In Proceedings of the 2015 IEEE 24th Electrical Performance of Electronic Packaging and Systems (EPEPS), San Jose, CA, USA, 25–28 October 2015. [Google Scholar] [CrossRef]
- Park, J.; Jung, D.H.; Kim, B.; Choi, S.; Kim, Y.; Park, S.; Park, G.; Cho, K.; Lee, S.; Kim, J. A novel eye-diagram estimation method for pulse amplitude modulation with n-level (PAM-N) on stacked through-silicon vias. IEEE Trans. Electromagn. Compat. 2019, 61, 1198–1206. [Google Scholar] [CrossRef]
- Correia, D.; Shah, V.; Chua, C.; Amleshi, P. Performance comparison of different encoding schemes in backplane channel at 25Gbps+. In Proceedings of the 2013 IEEE International Symposium on Electromagnetic Compatibility, Denver, CO, USA, 5–9 August 2013; pp. 306–311. [Google Scholar] [CrossRef]
- Park, J.; Kim, J.J.; Choi, S.; Kim, Y.; Kim, H.; Kim, J. Eye-diagram estimation methods for voltage-and probability-dependent PAM-4 signal on stacked through-silicon vias (tsvs). In Proceedings of the 2017 IEEE 67th Electronic Components and Technology Conference (ECTC), Orlando, FL, USA, 30 May–2 June 2017; pp. 1724–1731. [Google Scholar] [CrossRef]
- Norte, D. Scrambling data signals for EMC Compliance. In Proceedings of the 2011 IEEE International Symposium on Electromagnetic Compatibility, Long Beach, CA, USA, 14–19 August 2011; Volume 53, pp. 471–475. [Google Scholar] [CrossRef]
- Golomb, S.W. Shift Register Sequences; Holden-Day: San Francisco, CA, USA, 1967. [Google Scholar]
- Park, J.; Park, S.; Kim, Y.; Park, G.; Park, H.; Lho, D.; Cho, K.; Lee, S.; Kim, D.-H.; Kim, J. Polynomial model-based Eye diagram estimation methods for LFSR-based bit streams in PRBS test and Scrambling. IEEE Trans. Electromagn. Compat. 2019, 61, 1867–1875. [Google Scholar] [CrossRef]
- Solomon, R. Abstract Algebra; American Mathematical Society: Providence, RI, USA, 2009. [Google Scholar]
- Jessie-Macwilliams, F.; Sloane, N.J.A. The Theory of Error Correcting Codes; North-Holland Pub. C: New York, NY, USA, 1977. [Google Scholar]
- Moon, T.K. Error Correction Coding: Mathematical Methods and Algorithms; John Wiley & Sons, Inc.: Hoboken, NJ, USA, 2021. [Google Scholar]
- Karthik, A.V.; Ray, S.; Roychowdhury, J. Bee: Predicting realistic worst case and stochastic eye diagrams by accounting for correlated bitstreams and coding strategies. In Proceedings of the The 20th Asia and South Pacific Design Automation Conference, Chiba, Japan, 19–22 January 2015; Volume 32, pp. 366–371. [Google Scholar] [CrossRef]
- Thompson, T. From Error-Correcting Codes Through Sphere Packings to Simple Groups; Carus Mathematical Monographs; American Mathematical Society (AMS): Providence, RI, USA, 1983. [Google Scholar] [CrossRef]
- Bose, R.C.; Ray-Chaudhuri, D.K. On a Class of Error-Correcting Binary Group Codes; Mathematical Sciences Directorate, Office of Scientific Research, U.S. Air Force: Washington, DC, USA, 1959. [Google Scholar]
- Reed, I.S.; Solomon, G. Polynomial codes over certain finite fields. J. Soc. Ind. Appl. Math. 1960, 8, 300–304. [Google Scholar] [CrossRef]
- Baker, K.; von Beers, J. Shmoo plotting: The Black Art of IC testing. In Proceedings of the Proceedings International Test Conference 1996. Test and Design Validity, Washington, DC, USA, 20–25 October 1996; pp. 932–933. [Google Scholar] [CrossRef]
Data (before scrambling) | |||||||
Bit index | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
Probability | 0.562 | 0.629 | 0.458 | 0.649 | 0.495 | 0.487 | 0.476 |
1 for scrambling | |||||||
Bit index | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
Probability | 0.5039 | ||||||
Scrambled data (after scrambling) | |||||||
Bit index | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
Probability | 0.500 | 0.499 | 0.500 | 0.499 | 0.500 | 0.500 | 0.500 |
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content. |
© 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).
Share and Cite
Park, J.; Park, H. System-Level Statistical Eye Diagram for Signal Integrity. Electronics 2024, 13, 4387. https://doi.org/10.3390/electronics13224387
Park J, Park H. System-Level Statistical Eye Diagram for Signal Integrity. Electronics. 2024; 13(22):4387. https://doi.org/10.3390/electronics13224387
Chicago/Turabian StylePark, Junyong, and Hyunwook Park. 2024. "System-Level Statistical Eye Diagram for Signal Integrity" Electronics 13, no. 22: 4387. https://doi.org/10.3390/electronics13224387
APA StylePark, J., & Park, H. (2024). System-Level Statistical Eye Diagram for Signal Integrity. Electronics, 13(22), 4387. https://doi.org/10.3390/electronics13224387