


Article

Frequency Multipliers Based on a Dual-Gate Graphene FET with M-Shaped Resistance Characteristics on a Flexible Substrate

Jiaojiao Tian [†] , Pei Peng [†], Zhongyang Ren, Chenhao Xia, Liming Ren, Fei Liu ^{*} and Yunyi Fu ^{*}

School of Integrated Circuits, Peking University, Beijing 100871, China; 210111354@stu.pku.edu.cn (J.T.); pengpei@pku.org.cn (P.P.); xiach@stu.pku.edu.cn (C.X.)

^{*} Correspondence: feiliu@pku.edu.cn (F.L.); yyfu@pku.edu.cn (Y.F.)[†] These authors contributed equally to this work.

Abstract: Frequency multipliers are essential components in communication systems, and graphene's exceptional electrical properties make it highly promising for flexible electronics. This paper addresses the technical challenges of multi-frequency multipliers based on graphene field-effect transistors (GFETs) and introduces a novel fabrication method using graphene as the channel material and metals with different work functions as the top gate. By employing Ti and Pd with distinct work functions, we develop a dual-gate GFET device that exhibits stable M-shaped resistance characteristics on a flexible polyethylene naphthalate (PEN) substrate. We demonstrate frequency doubler, tripler, and quadrupler on the flexible substrate. The results show that the GFET-based frequency multiplier offers advantages such as low operating voltage (<1 V), high voltage conversion efficiency (up to 8.4% for tripler and 6% for quadrupler), and high spectral purity (up to 88% for tripler and 76% for quadrupler). The intrinsic maximum operating frequency of the frequency quadrupler reaches 54 GHz. The use of a monolayer graphene channel, dual-metal gate control enabling an M-shaped transfer curve, and flexible characteristics all contribute to its superior performance compared to conventional devices.

Keywords: dual-gate graphene FETs; M-shaped resistance characteristics; frequency multipliers; flexible substrate



Academic Editor: Yahya M. Meziani

Received: 20 January 2025

Revised: 14 February 2025

Accepted: 17 February 2025

Published: 19 February 2025

Citation: Tian, J.; Peng, P.; Ren, Z.; Xia, C.; Ren, L.; Liu, F.; Fu, Y. Frequency Multipliers Based on a Dual-Gate Graphene FET with M-Shaped Resistance Characteristics on a Flexible Substrate. *Electronics* **2025**, *14*, 803. <https://doi.org/10.3390/electronics14040803>

Copyright: © 2025 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

Graphene, a single-atom-thick, two-dimensional material with strong C-C covalent bonds and sp^2 hybridization, exhibits exceptional electrical and thermal properties, including ultra-high carrier mobility ($2 \times 10^5 \text{ cm}^2/\text{V}\cdot\text{s}$) [1], high saturation velocity ($5.5 \times 10^7 \text{ cm/s}$) [2], large threshold current density ($2 \times 10^8 \text{ A/cm}^2$) [3], and high thermal conductivity (3080–5150 W/m·K) [4]. These properties make it ideal for RF, millimeter-wave, and terahertz applications. Over the past 20 years, significant advancements have been made in graphene-based RF field-effect transistors [5], inductors [6], transmission lines [7], and analog/RF circuits (including mixers [8], amplifiers [9], and receivers [10]). Given its outstanding performance, graphene is a promising candidate for high-performance frequency multipliers. Frequency multipliers, which increase the frequency of low-frequency signals by an integer multiple to generate high-frequency signals (such as local oscillators in microwave mixers), are crucial for applications in communication, radar, imaging, and high-speed signal processing [11–15].

Frequency multipliers typically use nonlinear devices, such as diodes or field-effect transistors. A key issue with traditional multipliers is the low purity of the output spectrum; for example, a tripler's purity is often below 15% [14–18]. To extract high-order harmonic

components, expensive filters are needed to suppress unwanted harmonics. Additionally, achieving higher harmonics usually requires a multi-stage multiplier structure, increasing circuit complexity [17–21]. Output signal waveforms can also experience significant distortion and delays over a wide frequency range [15,16]. For instance, in a voltage-controlled oscillator-based multiplier, the output waveform may take several microseconds to stabilize [15].

Flexible electronic devices have made significant advances in materials, manufacturing processes, and application scenarios, providing innovative solutions for sustainable Internet of Things (IoT) systems, wearable devices, and bioelectronics [22–25]. One promising development is paper-based electronics (Papertronics), which use paper as both the substrate and dielectric layer, enabling the creation of low-power, high ON/OFF ratio transistors. This innovation opens up new possibilities for biodegradable and eco-friendly electronics [26–28]. Additionally, advances in Direct Laser Writing (DLW) have streamlined material synthesis, patterning, and device fabrication, particularly through Laser-Induced Graphene (LIG), which offers excellent conductivity and mechanical stability. LIG has been successfully applied in flexible micro-supercapacitors (MSCs) and sensing devices [29,30]. However, despite these breakthroughs, flexible electronic devices still face significant challenges in applications within the radio frequency, millimeter wave, and terahertz frequency bands.

To address these challenges, researchers have explored graphene-based frequency multipliers [31–39]. The unique bipolar properties of graphene lead to a Λ -shaped resistance curve in graphene field-effect transistors (GFETs), which can be used for frequency doubler [33,35–39]. Recent advances have been made in frequency multipliers (third and fourth harmonics) using GFETs [32,34,40,41], but their performance is still limited by high input voltage, low output voltage amplitude, and difficulties generating fourth harmonics. Kabir and Salahuddin proposed a frequency multiplier using bipolar GFETs with a simple circuit structure and no signal distortion that was verified through DC/AC simulations [15]. Wang et al. [33] demonstrated a frequency doubler with up to 90% spectral purity, though it required a higher operating voltage due to back-gated GFETs, resulting in lower voltage conversion efficiency. Later, Wang et al. [35] improved this by using top-gated GFETs, achieving a frequency doubler with low operating voltage, high conversion efficiency, and high output spectral purity. To generate higher-order harmonics, Chen and Appenzeller [34] used side-gate electrostatic doping to construct GFETs with W-shaped transfer curves, demonstrating a frequency tripler with 70% spectral purity. Cheng et al. [37] achieved third and fourth harmonic generation using double-gated GFETs with asymmetric top and back gates, with output spectral purities of 79% and 50%, respectively. The above work highlights the significant potential of graphene for frequency multipliers, including triplers and quadruplers. However, current graphene-based frequency multipliers face several challenges, such as high operating voltages (>4 V) [34,37,40], low output voltage amplitudes (~ 15 mV) [40], and insufficient spectral purity. A multigate paper-based FET was successfully developed, featuring a unique architecture where the paper simultaneously serves as the substrate, dielectric, and charge storage layer. It exhibits low power consumption, high stability, and multifunctional programmability; however, the environmental stability of the paper, consistency of mobility, asymmetrical structure, and manufacturing scalability still need to be optimized [25]. These limitations hinder the practical application and further development of graphene-based frequency multipliers.

Our research team previously observed an M-shaped resistance versus gate voltage ($R-V_g$) curve in a back-gate graphene field-effect transistor (GFET) without intentional doping [42]. This led to the experimental demonstration of frequency doublers and a tripler using the M-shaped $R-V_g$ curve. Simulations also predicted that a frequency quadrupler could be achieved using a single back-gated GFET with a symmetrical M-shaped $R-V_g$ curve

without requiring additional filters. However, several challenges limit the practical use of these multi-frequency multipliers: (1) Difficulty controlling the $R-V_g$ curve shape: The output spectral purity depends on the $R-V_g$ curve, and controlling its shape is challenging, making it difficult to achieve ideal purity for triplers or quadruplers. (2) Large input voltage amplitude: Due to weak gate control in back-gate transistors (with 100 or 300 nm SiO_2), the input voltage for the tripler is around 10 V and for the quadrupler it is 21.8 V. (3) Small output voltage amplitude: The frequency tripler output is less than 10 mV. (4) Limited back-gate structure: The back-gate configuration is global, making integration difficult. This work addresses these issues and proposes a solution: a dual-gate GFET structure with stable M-shaped resistance characteristics, enabling a multi-frequency multiplier on a flexible substrate.

In this work, we study a frequency multiplier based on graphene field-effect transistors (GFETs). The GFETs with M-shaped resistance characteristics, which are controllably achieved using dual gates with different work functions, form the basis of the device. A high-performance graphene frequency multiplier is realized on a flexible substrate using these GFETs. The circuit operates at a low voltage (<1 V), demonstrates high voltage conversion efficiency (frequency tripler: 8.4%; frequency quadrupler: 6.0%), and achieves high output spectral purity (frequency tripler: 88%; frequency quadrupler: 76%).

2. Experimental

In this work, graphene film was synthesized as the channel material for field-effect transistors (GFETs) using chemical vapor deposition (CVD) on polycrystalline copper foil (25 μm thick, 99.8% purity, Alfa Aesar) with a hydrogen, argon, and methane mixture at 1040 $^\circ\text{C}$. By controlling the methane concentration (0.005 sccm) and growth time (~ 90 min), we obtained a uniform, wafer-scale (2 inches) monolayer graphene film (Figure S1a). Figure S1b presents the typical Raman spectra from random positions on the graphene surface at the wafer scale, characterized using optical microscopy (Olympus BX51 (Olympus, Tokyo, Japan)) and Raman spectroscopy with a 532 nm excitation wavelength. The ratio of the 2D peak to the G peak (I_{2D}/I_G) is approximately 3. The 2D peak is symmetric and can be fitted with a single Lorentzian curve, yielding a full width at half maximum (FWHM) of around 34 cm^{-1} [43,44]. These Raman features confirm that the graphene at points 1 and 2 is a monolayer. Furthermore, no significant D-peak, which would indicate defects, is observed, suggesting the graphene films are nearly defect-free.

Raman mapping was performed in the block area shown in Figure S1c, with the results presented in Figure S1d. The I_{2D}/I_G values across all points in the area range from 2.5 to 3.4. Additionally, the FWHM values of the 2D peak for each imaging point, shown in Figure S1e, range from 30 cm^{-1} to 38 cm^{-1} . These characterizations confirm that the graphene used in this work is a uniform monolayer graphene film.

The graphene was transferred to a flexible substrate using the wet transfer method with PMMA film. Polyethylene naphthalate (PEN) was chosen as the flexible substrate for GFET devices. PEN is a flexible, transparent organic polymer with outstanding chemical resistance capable of withstanding temperatures up to 200 $^\circ\text{C}$ and exhibiting a shrinkage rate of less than 25 ppm at 150 $^\circ\text{C}$. This makes PEN ideal for flexible electronics substrates [45,46]. Flexible GFETs on PEN substrates have demonstrated high electron and hole mobilities exceeding 20,000 $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$, along with excellent mobility stability. Even after over a year in ambient conditions, the mobility remains high at 7500 $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ [45].

An Al_2O_3 dielectric layer was evaporated onto the PEN surface, forming an $\text{Al}_2\text{O}_3/\text{PEN}$ composite layer. This Al_2O_3 layer also served as an etching barrier during graphene patterning with O_2 plasma, effectively protecting the PEN substrate from damage. Figure 1 illustrates the preparation process for top-gate and dual top-gate graphene

field-effect transistors (GFETs) on flexible substrates. The fabrication process of top-gate GFETs is shown in Figure 1a–d. A single layer of graphene is transferred to the Al_2O_3 /PEN composite substrate using a wet transfer method. The active region of the device is defined using electron beam lithography and oxygen plasma etching, where the graphene channel width is set between $5\ \mu\text{m}$ and $10\ \mu\text{m}$ and the channel length is $3\ \mu\text{m}$ (Figure 1a). Next, the source and drain electrode contact areas are defined by electron beam lithography. A Pd/Au ($10\ \text{nm}/45\ \text{nm}$) metal layer is then evaporated via electron beam deposition, with excess metal removed using the lift-off process to form the source and drain contact electrodes (Figure 1b). Following this, a $3\ \text{nm}$ layer of yttrium (Y) is evaporated and the sample is heated on a hot plate for $30\ \text{min}$ to oxidize the yttrium into a Y_2O_3 gate dielectric layer that is approximately $5\ \text{nm}$ thick (Figure 1c). Finally, a gate metal (Pd/Au or Ti/Au) is evaporated onto the substrate. The typical thickness of the metal layer is $10\ \text{nm}$ for Pd or Ti and $50\ \text{nm}$ for Au (Figure 1d).




Figure 1. Schematic diagram of the process for fabricating top-gate and dual top-gate graphene field-effect transistors on a flexible substrate. (a) Transfer and patterning of graphene onto a flexible polyethylene naphthalate (PEN) substrate. (b) Fabrication of source and drain electrodes. (c) Deposition of the gate dielectric layer. (d) Evaporation of the top gate metal. Process of preparing dual top-gate graphene field-effect transistors on a flexible substrate. (e) Preparation of the Ti/Au top-gate electrode. (f) Preparation of the Pd/Au top-gate electrode. (g) Optical microscope image of the fabricated flexible graphene field-effect transistor. (h) Optical microscope images of the fabricated bimetallic gate graphene field-effect transistors (GFETs).

The fabrication process of dual top-gate GFETs is similar to the above process, with key differences in the preparation of the top gate. The graphene channel, top gate dielectric, and gate metal fabrication steps are identical to those for the flexible graphene FET, as shown in Figure 1a–c. The bimetallic gate is created using a two-step photolithography and metal evaporation process. First, the channel area is locally patterned by photolithography,

followed by the evaporation of a Ti/Au (10 nm/50 nm) layer, as shown in Figure 1e. Ti, with a work function of 4.3 eV, provides the low-work-function metal for the gate, while Au serves to prevent oxidation of the Ti layer upon exposure to air. In the second step, the entire channel area is patterned by photolithography again, followed by the evaporation of Pd/Au (10 nm/50 nm), as shown in Figure 1f. Pd, with a work function of 5.1 eV, provides the high-work-function metal for the gate, while Au increases the thickness of the gate electrode, ensuring good contact during electrical testing. Typical optical microscope images of the prepared top-gate and dual top-gate GFETs are shown in Figure 1g,h.

The morphology of the dual top-gate GFETs was characterized using optical microscopy and atomic force microscopy (AFM) (BRUKEN, León, Mexico). DC measurements were taken using a DC probe station (MPI, TS150) (MPI Corporation, Taiwan, China) and a Keysight B1500A Semiconductor Parameter Analyzer (Keysight Technologies, Santa Rosa, CA, USA). Frequency response characteristics were evaluated by biasing the GFET with an Agilent E3631A DC power supply (Agilent, Santa Clara, CA, USA), and the frequency response was measured with an Agilent 33521A function generator and Rigol DS1102CA (Beijing, China). All measurements were conducted at room temperature and atmospheric conditions.

3. Results and Discussion

3.1. Controllable Fabrication of GFETs with M-Shaped Resistance Characteristics

Controllable fabrication of graphene GFETs with M-shaped resistance characteristics (R - V_g) is essential for frequency multiplier realization. In this section, we selected a Ti and Pi dual-metal gate structure and designed GFETs with a graphene channel width-to-length ratio of 2:1 to 3:1. Let us explore how to control this fabrication process. Graphene's bipolar behavior results in GFETs typically displaying Λ -shaped resistance characteristics [38]. When two GFETs are connected in series, their output resistance is the sum of their individual Λ -shaped curves, with the resistance peaks corresponding to their Dirac points. As shown in Figure 2a, connecting two GFETs with separate Dirac point voltages in series creates an M-shaped curve. However, the following conditions must be met. (1) Dirac Point Separation: To form an M-shaped curve (Figure 2b), the Dirac point voltages of the two GFETs must be sufficiently separated. If the separation is too small, the peaks merge into a single resistance peak, resulting in a Λ -shaped curve (Figure 2c). (2) Similar Resistance Peak Heights: The resistance peaks of both GFETs should be of similar magnitude. If one peak is too small, it will have little effect on the total resistance and the curve will remain Λ -shaped (Figure 2d).

The peak resistance can be controlled by adjusting the relative lengths of the GFET channels, as resistance is proportional to the ratio between channel width and length. Therefore, the key challenge in fabricating GFETs with M-shaped resistance characteristics is generating two GFETs with separate Dirac point voltages and controllably adjusting the distance between them. In essence, controlling the position of the Dirac point voltage is crucial for achieving M-shaped resistance characteristics in GFETs.

A common approach to adjusting the Dirac point voltage of GFETs is doping the graphene channel [47–51], which modulates graphene's Fermi level and controls the Dirac point voltage. However, doping faces three key challenges: (1) Reduced carrier mobility: Doping lowers graphene's carrier mobility, impairing the high-frequency performance of devices [47]. (2) Unstable performance: Surface doping can cause performance instability and unreliability [52]. (3) Complex process: Current doping techniques are intricate and lack precision for local control [53]. In silicon-based transistors, the threshold voltage is regulated by the gate metal work function. Given the analogy between the Dirac point voltage in GFETs and the threshold voltage in silicon-based transistors, it is hypothesized

that adjusting the gate metal's work function can similarly control the Dirac point voltage of GFETs.




Figure 2. Schematic of two GFETs with Λ -shaped resistance-gate voltage (R - V_g) curves connected in series to form an M-shaped electrical characteristic curve. (a) Equivalent circuit diagram of series-connected GFETs, where R_1 and R_2 represent the resistances of the two GFETs with separated Dirac point voltages and R is their total series resistance. (b) Two GFETs with separated Dirac points connected in series to create an M-shaped R - V_g curve. (c) Insufficient separation between Dirac points of series-connected GFETs. (d) One of the resistance peaks in the series-connected GFETs is too small.

To verify the hypothesis, graphene field-effect transistors (GFETs) with different metal top gates were fabricated on the same flexible substrate. The top gate metals used were 10 nm thick Ti or Pd. To prevent oxidation and improve conductivity, both metals were capped with 50 nm thick Au. Figure 3a illustrates a schematic of the flexible GFET structure, with the detailed fabrication process outlined in Figure 1.




Figure 3. GFETs with metal top gates of varying work functions on a flexible substrate. (a) Structure of the metal gate GFET. (b) Work function distribution for graphene, gate oxide, Ti, and Pd. (c) R - V_g curves comparison of Ti and Pd top gate metals (gate length: 3 μm , width: 5 μm , V_d : 0.3 V). (d) Dirac point voltage statistics for GFETs with Ti and Pd gate metals.

Figure 3c presents a comparison of the transfer characteristics (R - V_g) curve of graphene field-effect transistors (GFETs) with top gate metals of 10 nm Ti and Pd, both covered with a 50 nm thick Au layer. Each device was tested five times. The Dirac point voltage of Ti metal gate devices is negative, while for Pd metal gate devices, it is positive, with a clear separation between the two. Figure 3d shows the Dirac point voltage distribution for Ti/Au

and Pd/Au metal gate devices. The average Dirac point voltages for Ti and Pd metal gate GFETs are -0.54 V and $+0.43$ V, respectively, with a difference ($|\Delta V_{\text{dir}}|$) of 0.97 V.

The work function of Ti is 4.3 eV, which is smaller than that of graphene (4.5 eV [52]), implying that the Fermi level of graphene is lower than that of Ti. As a result, using Ti as the metal gate for the graphene channel induces electron accumulation in the channel, as shown in Figure 3b. In contrast, the work function of Pd (5.1 eV [52]) is higher than that of graphene, meaning the Fermi level of graphene is higher than that of Pd. When Pd is used as the metal gate, hole accumulation occurs in the graphene channel. Therefore, the Pd metal gate induces hole accumulation, while the Ti metal gate induces electron accumulation in the graphene channel. This explains the experimental observation that the Dirac point voltage for Pd metal gate GFETs is located at a more positive voltage compared to that for Ti metal gate GFETs.

It is now established that an M-shaped resistance characteristic curve can be generated by connecting two Dirac point voltage-separated GFETs in series. But how can we achieve this connection? When two independent transistors are connected in series, there are four contact resistances (two source and two drain resistances). The contact resistance between graphene and metal is typically high (up to $1000 \Omega \cdot \mu\text{m}$ [54]). Furthermore, even with the same contact metal, the contact resistance can fluctuate significantly. For example, with Pd as the contact metal, the contact resistance ranges from 69 to $1000 \Omega \cdot \mu\text{m}$ [55–57].

To achieve the M-shaped resistance–gate voltage (R – V_g) curve while minimizing the impact of contact resistance, this study introduces a dual-gate GFET structure. By using two different metal gates with different work functions, the Dirac point voltages of the graphene channels are separated, producing the desired R – V_g curve. Unlike series-connected GFETs, this structure reduces the number of contact resistances to two (one source and one drain), significantly improving device performance. The schematic diagram of the dual-gate device is shown in Figure 4a.

The dual top gate was fabricated using Ti and Pd, with gate lengths denoted as L_{Ti} and L_{Pd} , respectively. The fabrication process is provided in Figure 1. The deposition of 10 nm Ti and 50 nm Au films was first performed, followed by the deposition of 10 nm Pd and 50 nm Au films (Figure 4b). Ti serves as a low-work-function gate, Pd as a high-work-function gate, and Au prevents Ti oxidation while enhancing gate thickness for reliable probe contact during electrical testing. A typical optical microscope photo of the dual-gate GFET is shown in Figure 4c.

The dual-gate GFET device can be modeled as two GFETs with different metal gates connected in series. The total resistance is given by $R = R_{\text{Ti}} + R_{\text{Pd}} + 2R_c$, where R_{Ti} and R_{Pd} are the channel resistances under the Ti and Pd gates, respectively, and R_c is the constant contact resistance between the graphene and the source or drain electrode (unaffected by the gate voltage). R_{Ti} and R_{Pd} are proportional to the channel lengths under the respective gates, allowing R to be tuned by adjusting these lengths.

To investigate this, we fabricated dual-gate GFETs with three length ratios of L_{Ti} (Ti gate) to L_{Pd} (Pd gate): $2 \mu\text{m}/1 \mu\text{m}$, $1 \mu\text{m}/2 \mu\text{m}$, and $1.5 \mu\text{m}/1.5 \mu\text{m}$. Atomic force microscopy (AFM) images and height profiles (showing electrode thickness and length) are presented in Figure 4d,f,h. The corresponding R – V_g curves, shown in Figure 4e,g,i, display M-shaped resistance characteristics for all devices but differ in peak heights and symmetry: (1) $L_{\text{Ti}}/L_{\text{Pd}} = 2 \mu\text{m}/1 \mu\text{m}$: Asymmetrical curve with a higher resistance peak on the Ti side (Figure 4e). (2) $L_{\text{Ti}}/L_{\text{Pd}} = 1 \mu\text{m}/2 \mu\text{m}$: Asymmetrical curve with a higher resistance peak on the Pd side (Figure 4g). (3) $L_{\text{Ti}}/L_{\text{Pd}} = 1.5 \mu\text{m}/1.5 \mu\text{m}$: A symmetrical curve with comparable peak heights on both sides is shown in Figure 4i.

These results demonstrate that dual-gate technology not only enables GFETs to exhibit M-shaped resistance curves but also allows precise control over curve symmetry through

gate length adjustments. By varying the gate length, the curve's shape and symmetry can be fine-tuned, improving the spectral purity of both the tripler and quadrupler outputs. Thus, dual-gate GFETs with M-shaped resistance characteristics provide a structural foundation for graphene-based frequency multipliers.




Figure 4. Dual-gate flexible GFETs and their electrical characteristics. (a) Simplified structure of the dual-gate GFET, with L_{Ti} and L_{Pd} representing the lengths of the Ti and Pd top grids. (b) Full structure of the dual-gate GFETs. (c) Optical microscope image of a typical device. (d,f,h) AFM images of three devices with different L_{Ti} to L_{Pd} ratios (scale: $3 \mu\text{m}$), showing height profiles along the red line. (e,g,i) Resistance curves of devices with varying L_{Ti} to L_{Pd} ratios, where D, S, and G represent the drain, source, and gate electrodes, respectively.

3.2. Stability of M-Shaped R - V_g Curves in Dual-Gate GFETs on a Flexible Substrate

The stability of dual-gate graphene field-effect transistors (GFETs) under substrate bending is crucial for developing high-performance multifrequency devices on flexible substrates. To evaluate this, we tested the electrical properties of dual-gate GFETs on a flexible PEN substrate. The substrate, with an array of GFETs, was attached to half-cylinders of varying radii and placed on a DC probe station for electrical measurements (Figure 5a). All tests were performed at room temperature under ambient conditions.

We chose dual-gate GFETs with equal Ti and Pd gate lengths of $1.5 \mu\text{m}$ ($L_{Ti}/L_{Pd} = 1.5 \mu\text{m}/1.5 \mu\text{m}$) due to their superior spectral purity in generating frequency multipliers with symmetrical M-shaped resistance curves [42]. The bending direction was aligned parallel to the GFET channel (Figure 5b) to maximize the mechanical strain effect and evaluate the strain tolerance of the devices [45,58].




Figure 5. Effect of flexible substrate bending on the electrical characteristics of dual-gate GFETs. (a) Photos of flexible substrate with GFET array attached to a semi-cylindrical surface for electrical testing. (b) Schematic of device bending, with r representing the bending radius and M1 and M2 indicating the two top-gate metal layers. (c) Effect of bending radius on the electrical characteristics (R - V_g curve, $V_d = 0.3$ V). (d) Effect of bending cycles (N) on the electrical characteristics of GFETs (R - V_g curve $V_d = 0.1$ V).

Figure 5c shows the impact of various bending radii on the R - V_g curves of dual-gate GFETs. When the bending radius was reduced to 12.5 mm, the devices continued to function properly. The strain induced by bending can be calculated as $\delta = (d_1 + d_2)/2r$, where δ is the strain, d_1 is the substrate thickness, d_2 is the device thickness, and r is the bending radius [59]. Given that the GFET thickness is negligible compared to the 125 μm PEN substrate, the tensile strain at a 12.5 mm radius was approximately 0.5%. This strain level is well within the range suitable for flexible device applications [45,60]. Furthermore, bending caused only a slight peak shift in the dual resistance values without significantly altering the shape of the R - V_g curve, demonstrating that dual-gate-GFET-based multipliers retain their characteristic symmetrical M-shaped resistance curves under bending.

The shift in the I - V curve after bending may result from tensile strain applied to the graphene when the substrate bends outward. This strain modifies the π -bonding and band structure, shifting the Dirac point toward positive gate voltages and inducing p-type behavior [61,62]. Additionally, the strain affects gate coupling, altering electrostatic gating efficiency and further shifting the Dirac point and I - V curve.

The effect of repeated bending cycles on the electrical properties is shown in Figure 5d. After 1200 bending cycles with a 12.5 mm radius, the devices remained fully operational. Even under extensive bending fatigue tests, the symmetrical M-shaped R - V_g curves persisted, with only minor shifts in the peak positions. These results confirm that dual-gate GFETs maintain stable performance and functionality after at least 1200 bending cycles.

3.3. Performance of Frequency Multiplier Using Dual-Gate GFETs on Flexible Substrates

Next, we fabricated frequency multipliers using the prepared dual-gate flexible GFETs and evaluated their electrical performances. The testing setup, illustrated in Figure 6a, involved a function generator supplying an input signal of amplitude A_m and frequency f_0 , along with a DC bias voltage, V_{bias} . A load resistor R_L was connected in series with the drain terminal to a DC power supply (VC), while the source terminal was grounded. Real-

time input (gate) and output (drain) signals were monitored using a dual-channel digital oscilloscope. All tests were conducted at room temperature and atmospheric pressure, with the device subjected to a bending radius of 12.5 mm ($\sim 0.5\%$ tensile strain). For high spectral purity, we selected dual-gate GFETs with $L_{Ti}/L_{Pd} = 1.5 \mu\text{m}/1.5 \mu\text{m}$ for the demonstration. The test method and DC bias voltages (V_g) for frequency multiplier testing are outlined in Figures S3–S5.




Figure 6. High-performance frequency multipliers using dual-gate flexible GFETs. (a) Schematic of the test circuit. (b) R - V_g curve of the selected GFET device. The blue, yellow, and green boxes respectively show one operating regions for the second, third, and fourth harmonics. (c) Input/output voltage curves and frequency spectrum of the doubler. (d) Input/output voltage curves and frequency spectrum of the tripler. (e) Input/output voltage curves and frequency spectrum of the quadrupler.

3.3.1. Second Harmonic Generation

The device's R - V_g curve (Figure 6b) reveals an M-shaped resistance profile, distinct from conventional GFETs with Λ -shaped R - V_g curves [35,38]. This M-shaped curve features three operating regions: two peaks and one valley. When the device operates in the valley region (blue box in Figure 6b), the input–output characteristics and output frequency spectrum (Figure 6c,d) show a second harmonic spectral purity of 98.8%. If operating in the peak regions, second harmonic purities of 93.7% and 95.5% are observed (Supplementary Information: Figure S3d,h). Notably, the valley output signal is 180 degrees out of phase with the peak outputs (Figure S3c,e,g), a unique behavior not

previously reported [31,38]. This dual-mode capability—producing either in-phase or out-of-phase outputs—offers significant potential for future communication circuits requiring frequency or phase modulation.

3.3.2. Frequency Tripler Generation

Operating the device in the purple square region in Figure 6b, including a resistance peak and valley, produces triple-frequency generation; the input–output and frequency spectrum curves are shown in Figure 6d. The spectral purity of the third harmonic reaches 88%. This tripler functionality is achievable in two distinct regions (Supplementary Figure S4b), with one region delivering an 84% spectral purity (Supplementary Figure S4f). As with the second harmonic, the third harmonic also exhibits two working modes (in-phase and out-of-phase outputs) based on the operating region, as demonstrated in Supplementary Figure S4c,e. This marks the first experimental demonstration of a graphene-based GFET tripler with two distinct operating modes [34,37,40].

3.3.3. Fourth Harmonic Generation

The quadrupler, which relies on two peak resistance values, has a single operating region (green box in Figure 6b). The test results in Figure 6e confirm that the input signal is converted into four output signals, achieving quadruple-frequency generation. The fourth harmonic spectral purity reaches 76%, significantly exceeding previously reported values of 50% [37].

Eleven dual-metallic-gate flexible GFETs with symmetrical M-shaped R - V_g curves were selected for frequency multiplier tests (Figure S2). The R - V_g curves exhibited a slight drift (<0.5 V) in the double peaks. The spectral purity ranges we measured for the second, third, and fourth harmonics were 99–93%, 94–84%, and 72–76%, respectively.

3.3.4. Characteristics of Frequency Multiplier Using Dual-Gate GFETs on Flexible Substrate

Graphene's exceptionally high carrier mobility and saturation velocity enable the dual-gate flexible GFET frequency multiplier to achieve high-frequency operation. As shown in Figure 7a, the output signal amplitude remains stable (approximately 50 mV) for input frequencies below 20 kHz in quadrupler mode. However, when the input frequency (f_0) surpasses 20 kHz, the output amplitude begins to drop sharply, eventually reaching about 3.3 mV at 1 MHz. This decline is primarily due to the capacitance of the test cable used with the DC probe station.

The equivalent output circuit (Figure 7b) comprises the gate capacitance ($C_g \approx 0.3$ pF), the GFET output resistance ($R \approx 2$ k Ω), and the test cable's parasitic capacitance (C_{para}). A 4 m cable, with a capacitance of about 0.1 nF/m, contributes approximately 0.4 nF of parasitic capacitance. Figure 7c compares the measured amplitude–frequency responses (black dots) of the fourth harmonic with simulated results based on the equivalent circuit (solid red line). The close agreement confirms that parasitic cable capacitance (C_{para}) limits the test results and masks the device's intrinsic maximum operating frequency.

The intrinsic maximum operating frequency is given by the 3 dB cut-off frequency (f_c), which depends on the output resistance and gate capacitance: $f_c = 1/2\pi RC_f$ [35–37,40]. Excluding cable parasitics and using $C = C_g \approx 0.15$ pF, the estimated f_c is around 0.54 GHz. Reducing the channel length lowers both R and C_g , significantly boosting f_c . For instance, if the gate length is shortened from 3 μ m to 300 nm, R decreases to approximately 0.2 k Ω , C_g drops to about 0.015 pF, and f_c increases to roughly 54 GHz. These findings highlight the potential of dual-gate flexible GFET frequency multipliers for RF, microwave, and terahertz applications.

However, to achieve accurate high-frequency measurements and fully exploit these enhanced f_c values, it is essential to minimize the impact of parasitic capacitance. Several

strategies can be employed to mitigate these effects. For example, shortening test cables or using low-capacitance cables can reduce parasitic capacitance, while on-chip compensation circuits can help counteract these effects. Additionally, improving grounding and shielding is critical for reducing noise and interference, particularly at higher frequencies, ensuring reliable performance in high-speed applications.




Figure 7. Frequency response of multiple frequency multipliers limited by cable capacitance. (a) Output signal variation with input frequency in quadrupler mode. (b) Equivalent circuit. (c) Comparison of amplitude-frequency response (black dots) and simulation results (solid line) for the quadruple frequency output signal.

Finally, we analyzed the characteristics and advantages of dual-gate flexible GFETs for multifrequency conversion. Key performance metrics were compared against previously reported graphene-based multipliers, as summarized in Table 1.

Frequency Doublers: Compared to traditional doublers based on Λ -shaped resistance (R - V_g) GFETs [33,35,45], the dual-gate flexible GFET doubler presented here offers three selectable operating regions and three optimal gate bias points, providing greater flexibility. When operating in the middle resistance valley region, the doubler's output waveform is out of phase with the input, producing two distinct modes (in-phase and out-of-phase output) that were not previously reported.

Frequency tripler and quadrupler: The dual-gate flexible GFET-based harmonic generators provide three notable advantages over earlier works [34,37,40,41]: (1) Adjustable R - V_g Curve Shape: By altering the dual-gate lengths, the R - V_g curve shape can be adjusted, resulting in higher spectral purity. The fourth harmonic generator in this work achieved 76% spectral purity, far exceeding the previously reported maximum of 54.3%. (2) Top-Gate Device Benefits: This is the first demonstration of a top-gate frequency multiplier. It operates at low voltages (<1 V) and delivers high output amplitudes (46 mV for the third harmonic, 53 mV for the fourth harmonic), as well as superior output-to-input voltage ratios (8.4% for the third harmonic, 6% for the fourth harmonic). (3) Ease of Integration and

Flexibility: The top-gate structure enables straightforward integration, and this work is the first to realize GFET-based frequency multipliers on a flexible substrate.

Table 1. Performance comparison of GFET-based frequency multipliers.

Device Structure	Substrate	Multiplication Type	Amplitude of V_{in}	Amplitude of V_{out}	Spectrum Purity	References
Bottom gate	SiO ₂ /Si	Doubler	~8 V	<40 mV	94%	[33]
Top gate	PEN	Doubler	0.3 V	~62.5 mV	96.6%	[45]
Top gate	SiO ₂ /Si	Doubler	0.4 V	<20 mV	>90%	[35]
Bottom gate	SiO ₂ /Si	Tripler	4 V	-	70%	[34]
Bottom gate	SiO ₂ /Si	Tripler	6.5 V	~15 mV	94%	[40]
Dual gates	SiO ₂ /Si	Tripler	7 V	-	79%	[37]
		Quadrupler	10 V	-	50%	
Bottom gate	SiO ₂ /Si	Tripler	10 V	<10 mV	80%	[42]
		Quadrupler	21.8 V	<15 mV	39.9%	
Top gate	SiO ₂ /Si	Double	0.3 V	20 μ V	98.2%	[6]
Top gate	SiO ₂ /Si	Double	0.25 V	-	60.65%	[8]
		Tripler			56%	
		Quadrupler			54.3%	
Dual gate metals, top gate	Plastic (PEN)	Doubler	0.3 V	~33 mV	98.8%	This work
		Tripler	0.7 V	~46 mV	88%	
		Quadrupler	0.9 V	~53 mV	76%	

4. Conclusions

This work addresses the challenges of multi-frequency multipliers based on graphene field-effect transistors (GFETs) and introduces a novel fabrication method that uses graphene as the channel material and metals with different work functions as the top gate. A Ti/Pd dual-gate structure on a flexible PEN substrate, with an optimized gate length ratio, enables the creation of GFET devices that exhibit stable M-shaped resistance characteristics and can withstand repeated bending (1200 cycles, strain ~0.5%). Frequency doubling, tripling, and quadrupling are demonstrated on this flexible substrate. The graphene-based frequency multiplier offers several advantages: low operating voltage (0.3–0.9 V), high output voltage amplitude (up to 46 mV for the tripler and 53 mV for the quadrupler), high voltage conversion efficiency (up to 8.4% for the tripler and 6% for the quadrupler), and high spectral purity (up to 88% for the tripler and 76% for the quadrupler). The intrinsic maximum operating frequency of the frequency quadrupler reaches 54 GHz.

Additionally, the dual-gate flexible GFETs provide multiple operating regions (three for doublers and two for triplers) and allow flexible tuning of the optimal gate DC bias point. The frequency doubler and tripler also offer two operational modes with the input: in-phase or reverse-phase. This work demonstrates not only high performance but also excellent stability and reproducibility. The bimetallic-gate GFET devices maintain consistent performance even after repeated bending cycles, and the spectral purities for the second, third, and fourth harmonics (99–93%, 94–84%, and 72–76%, respectively) further confirm their stability across multiple tests and devices. Overall, this GFET-based flexible frequency multiplier offers high-performance signal processing in lightweight, adaptable devices, making it a promising solution for wearable electronics and portable systems.

Supplementary Materials: The following supporting information can be downloaded at: <https://www.mdpi.com/article/10.3390/electronics14040803/s1>, Figure S1: The Raman spectral characterization of graphene; Figure S2: Symmetrical M-shaped $R-V_g$ curves for frequency multiplier testing in dual-gate graphene FETs on a flexible substrate; Figure S3: Multi-area operation mode of frequency doubler; Figure S4: Multi-area operation mode of frequency tripler; Figure S5: Bias stress testing data.

Author Contributions: Conceptualization, P.P. and J.T.; methodology, P.P.; software, P.P.; validation, J.T., Z.R. and C.X.; formal analysis, J.T.; investigation, P.P.; resources, P.P.; data curation, J.T.; writing—original draft preparation, J.T.; writing—review and editing, Y.F.; visualization, Y.F.; supervision, F.L.; project administration, L.R.; funding acquisition, Y.F. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by National Natural Science Foundation of China (Grant No. T2293703 and Grant T2293700), the 111 Project (B18001).

Data Availability Statement: The original contributions presented in the study are included in the article, further inquiries can be directed to the corresponding author.

Acknowledgments: The authors gratefully acknowledge the support from the Instrumental Analysis Fund of Peking University (No. KF-2305-07).

Conflicts of Interest: The authors declare no conflicts of interest. The funders had no role in the design of the study; in the collection, analyses, or interpretation of data; in the writing of the manuscript; or in the decision to publish the results.

References

1. Bolotin, K.I.; Sikes, K.J.; Jiang, Z.; Funderberg, G.; Hone, J.; Kim, P.; Stormer, H.L. Ultrahigh electron mobility in suspended graphene. *Solid State Commun.* **2008**, *146*, 351–355. [[CrossRef](#)]
2. Meric, I.; Han, M.Y.; Young, A.F.; Ozyilmaz, B.; Kim, P.; Shepard, K.L. Current saturation in zero-bandgap, top-gated graphene field-effect transistors. *Nat. Nanotechnol.* **2008**, *3*, 654–659. [[CrossRef](#)] [[PubMed](#)]
3. Novoselov, K.S.; Geim, A.K.; Morozov, S.V.; Jiang, D.; Katsnelson, M.I.; Grigorieva, I.V.; Dubonos, S.V.; Firsov, A.A. Two-dimensional gas of massless Dirac fermions in graphene. *Nature* **2005**, *438*, 197–200. [[CrossRef](#)] [[PubMed](#)]
4. Ghosh, S.A.K.; Calizo, I.; Teweldebrhan, D.; Pokatilov, E.P.P.; Nika, D.; Balandin, A.A.; Bao, W.; Miao, F.; Lau, J. Extremely high thermal conductivity of graphene: Prospects for thermal management applications in nanoelectronic circuits. *Appl. Phys. Lett.* **2008**, *92*, 151911. [[CrossRef](#)]
5. Cheng, R.; Bai, J.; Liao, L.; Zhou, H.; Chen, Y.; Liu, L.; Lin, Y.; Jiang, S.; Huang, Y.; Duan, X. High-frequency self-aligned graphene transistors with transferred gate stacks. *Proc. Natl. Acad. Sci. USA* **2012**, *109*, 11588–11592. [[CrossRef](#)]
6. Wang, Z.; Zhang, Q.; Peng, P.; Tian, Z.; Ren, L.; Zhang, X.; Huang, R.; Wen, J.; Fu, Y. Q-factors of CVD monolayer graphene and graphite inductors. *J. Phys. D Appl. Phys.* **2017**, *50*, 345103. [[CrossRef](#)]
7. Wang, Z.; Shu, X.; Peng, P.; Jia, Y.; Ren, L.; Gong, X.; Zhang, X.; Huang, R.; Wen, J.; Fu, Y. Graphene-based ambipolar RF FETs with exceptional performance. *Appl. Phys. Lett.* **2016**, *108*, 033104.
8. Lin, Y.; Valdes-Garcia, A.; Han, S.; Farmer, D.B.; Meric, I.; Sun, Y.; Wu, Y.; Dimitrakopoulos, C.; Grill, A.; Avouris, P.; et al. Operation of graphene transistors at GHz frequencies. *Science* **2011**, *332*, 1294–1297. [[CrossRef](#)]
9. Wu, Y.; Jenkins, K.A.; Valdes-Garcia, A.; Farmer, D.B.; Zhu, Y.; Bol, A.A.; Dimitrakopoulos, C.; Zhu, W.; Xia, F.; Avouris, P.; et al. High-frequency graphene transistors operating at gigahertz frequencies. *Nano Lett.* **2012**, *12*, 3062–3067. [[CrossRef](#)] [[PubMed](#)]
10. Han, S.; Garcia, A.V.; Oida, S.; Jenkins, K.A.; Haensch, W. High-speed graphene circuits for wireless communications. *Nat. Commun.* **2014**, *5*, 3086.
11. Nam, K.-H.; Hong, N.-P.; Park, J.-S. A Cascade Fractional-N Synthesizer Topology of DLL and Frequency Multiplier for 5G+ Communication Systems. *Electronics* **2024**, *13*, 4685. [[CrossRef](#)]
12. Raisanen, A.V. Frequency multipliers for millimeter and submillimeter wavelengths. *Proc. IEEE* **1992**, *80*, 1842–1852. [[CrossRef](#)]
13. Riley, J.R.; Smith, A.D. Design and application of a novel radar system for insect studies. *Comput. Electron. Agric.* **2002**, *35*, 151–169. [[CrossRef](#)]
14. Doo, J.; Kim, J.; Jeong, J. D-Band Frequency Tripler Module Using Anti-Parallel Diode Pair and Waveguide Transitions. *Electronics* **2020**, *9*, 1201. [[CrossRef](#)]
15. Kabir, H.M.D.; Salahuddin, S.M. Design and analysis of a high-performance graphene-based frequency multiplier. *Microelectron. J.* **2017**, *70*, 12–18. [[CrossRef](#)]
16. Maestrini, A.; Thomas, B.; Wang, H.; Jung, C.; Treuttel, J.; Jin, Y.; Chattopadhyay, G.; Mehdi, I.; Beaudin, G. Schottky diode-based terahertz frequency multipliers and mixers. *Comptes Rendus Phys.* **2010**, *11*, 480–495. [[CrossRef](#)]
17. Maestrini, A.; Ward, J.S.; Gill, J.J.; Javadi, H.S.; Schlecht, E.; Tripon-Canselier, C.; Chattopadhyay, G.; Mehdi, I. A frequency-multiplied source with more than 1 mW of power across the 840–900-GHz band. *IEEE Trans. Microw. Theory Tech.* **2005**, *53*, 2835–2843. [[CrossRef](#)]

18. Boudiaf, A.; Bachelet, D.; Rumelhart, C. Design and realization of a 183-GHz frequency tripler using Schottky diodes. *IEEE Trans. Microw. Theory Tech.* **2000**, *48*, 2546–2554. [[CrossRef](#)]
19. Bao, M.Q.; Kozhuharov, R.; Chen, J.J.; Zirath, H. A 220-GHz frequency tripler with high conversion efficiency in a GaAs pHEMT technology. *IEEE Microw. Wirel. Compon. Lett.* **2014**, *24*, 793–795.
20. Abbasi, M.; Ricketts, D.S. A graphene-based frequency multiplier with high spectral purity. *Electron. Lett.* **2015**, *51*, 1424–1426. [[CrossRef](#)]
21. Chiu, J.C.; Chang, C.P.; Houg, M.P.; Wang, Y.H. A 60-GHz frequency doubler using 0.18- μ m CMOS technology. *IEEE Microw. Wirel. Compon. Lett.* **2006**, *16*, 19–21.
22. Mei, Z.; Deng, L.; Huang, B.; Tang, W.; Guo, X. Advances in Organic Thin-Film Transistor Technology for Flexible Analog Front-Ends in Wearable Electronics. *IEEE J. Flex. Electron.* **2025**. [[CrossRef](#)]
23. Hu, J.; Dong, M. Recent advances in two-dimensional nanomaterials for sustainable wearable electronic devices. *J. Nanobiotechnol.* **2024**, *22*, 63. [[CrossRef](#)] [[PubMed](#)]
24. Lv, K.; Yan, Y.; Zhou, H.; Fan, Q.; Liang, L.; Liu, N.; Wang, D.; Songe, Z.; Xu, F.; Zhao, G. Stretchable carbon nanotube/Ecoflex conductive elastomer films toward multifunctional wearable electronics. *Chem. Eng. J.* **2024**, *500*, 157534. [[CrossRef](#)]
25. Rogdakis, K.; Psaltakis, G.; Fagas, G.; Quinn, A.; Kymakis, R.M.E. Hybrid chips to enable a sustainable internet of things technology: Opportunities and challenges. *Discov. Mater.* **2024**, *4*, 4. [[CrossRef](#)]
26. Martins, R.; Gaspar, D.; Mendes, M.J.; Pereira, L.; Martins, J.; Bahubalindrani, P.; Barquinha, P.; Fortunato, E. Papertronics: Multigate paper transistor for multifunction applications. *Appl. Mater. Today* **2018**, *12*, 402–414. [[CrossRef](#)]
27. Rafiee, Z.; Elhadad, A.; Choi, S. Revolutionizing Papertronics: Advanced Green, Tunable, and Flexible Components and Circuits. *Adv. Sustain. Syst.* **2024**, *8*, 2400049. [[CrossRef](#)]
28. Deya, R.; Hussain, S.; Pal, A.K. Realization of diode structures on paper: An example of papertronics. *Curr. Appl. Phys.* **2024**, *68*, 214–223. [[CrossRef](#)]
29. Pinheiro, T.; Morais, M.; Silvestre, S.; Carlos, E.; Coelho, J.; Almeida, H.V.; Barquinha, P.; Fortunato, E.; Martins, R. Direct Laser Writing: From Materials Synthesis and Conversion to Electronic Device Processing. *Adv. Mater.* **2024**, *36*, 2402014. [[CrossRef](#)] [[PubMed](#)]
30. Coelho, J.; Correia, R.F.; Silvestre, S.; Pinheiro, T.; Marques, A.C.; Rosário, M.; Correia, P.; Pinto, J.V.; Fortunato, E.; Martins, R. Paper-based laser-induced graphene for sustainable and flexible microsupercapacitor applications. *Microchim. Acta* **2023**, *190*, 40. [[CrossRef](#)]
31. Toral-López, A.; Marín, E.G. Recent advances in graphene-based frequency multipliers. *Discov. Nano* **2023**, *18*, 123. [[CrossRef](#)]
32. Cheng, C.; Huang, B.; Mao, X.; Zhang, Z.; Zhang, Z.; Geng, Z.; Xue, P.; Chen, H. A graphene-based frequency quadrupler. *Sci. Rep.* **2017**, *7*, 46605. [[CrossRef](#)]
33. Wang, H.; Nezhich, D.; Kong, J.; Palacios, T. Graphene frequency multipliers. *IEEE Electron Device Lett.* **2009**, *30*, 547–549. [[CrossRef](#)]
34. Chen, H.Y.; Appenzeller, J. Graphene-Based Frequency Tripler. *Nano Lett.* **2012**, *12*, 2067–2070. [[CrossRef](#)]
35. Wang, Z.X.; Zhang, Z.Y.; Xu, H.L.; Ding, L.; Wang, S.; Peng, L.M. A High-Performance Top-Gate Graphene Field-Effect Transistor Based Frequency Doubler. *Appl. Phys. Lett.* **2010**, *96*, 173104. [[CrossRef](#)]
36. Wang, H.; Hsu, A.; Kim, K.K.; Kong, J.; Palacios, T. Gigahertz Ambipolar Frequency Multiplier Based on CVD Graphene. In Proceedings of the 2010 International Electron Devices Meeting—Technical Digest 2010, San Francisco, CA, USA, 6–8 December 2010.
37. Liao, L.; Duan, X.F. Graphene for Radio Frequency Electronics. *Mater. Today* **2012**, *15*, 328–338. [[CrossRef](#)]
38. Ramon, M.E.; Parrish, K.N.; Chowdhury, S.F.; Magnuson, C.W.; Movva, H.C.P.; Ruoff, R.S.; Banerjee, S.K.; Akinwande, D. Three-Gigahertz Graphene Frequency Doubler on Quartz Operating Beyond the Transit Frequency. *IEEE Trans. Nanotechnol.* **2012**, *11*, 877–883. [[CrossRef](#)]
39. Wang, Z.X.; Zhang, Z.Y.; Peng, L.M. Graphene-Based Ambipolar Electronics for Radio Frequency Applications. *Chin. Sci. Bull.* **2012**, *57*, 2956–2970. [[CrossRef](#)]
40. Cheng, C.T.; Huang, B.J.; Liu, J.L.; Zhang, Z.Y.; Mao, X.R.; Xue, P.; Chen, H.D. A Pure Frequency Tripler Based on CVD Graphene. *IEEE Electron Device Lett.* **2016**, *37*, 785–788. [[CrossRef](#)]
41. La Mura, M.; Lamberti, P.; Tucci, V. Analysis of a Graphene FET-Based Frequency Doubler for Combined Sensing and Modulation through Compact Model Simulation. *Electronics* **2024**, *13*, 770. [[CrossRef](#)]
42. Peng, P.; Tian, Z.Z.; Li, M.C.; Wang, Z.D.; Ren, L.M.; Fu, Y.Y. Frequency multiplier based on back-gated graphene FETs with M-shaped resistance characteristics. *J. Appl. Phys.* **2019**, *125*, 064503. [[CrossRef](#)]
43. Kononenko, O.; Brzhezinskaya, M.; Zotov, A.; Korepanov, V.; Levashov, V.; Matveev, V.; Roshchupkin, D. Influence of numerous Moire superlattices on transport properties of twisted multilayer graphene. *Carbon* **2022**, *194*, 52–61. [[CrossRef](#)]
44. Brzhezinskaya, M.; Kononenko, O.; Matveev, V.; Zotov, A.; Khodos, I.I.; Levashov, V.; Volkov, V.; Bozhko, S.I.; Chekmazov, S.V.; Roshchupkin, D. Engineering of Numerous Moire Superlattices in Twisted Multilayer Graphene for Twistronics and Straintronics Applications. *ACS Nano* **2021**, *15*, 12358–12366. [[CrossRef](#)]

45. Liang, Y.R.; Liang, X.L.; Zhang, Z.Y.; Li, W.; Huo, X.Y.; Peng, L.M. High mobility flexible graphene field-effect transistors and ambipolar radio-frequency circuits. *Nanoscale* **2015**, *7*, 10954–10962. [[CrossRef](#)] [[PubMed](#)]
46. MacDonald, W.A.; Looney, M.K.; MacKerron, D.; Eveson, R.; Adam, R.; Hashimoto, K.; Rakos, K. Latest Advances in Substrates for Flexible Electronics. *J. Soc. Inf. Disp.* **2007**, *15*, 1075–1083. [[CrossRef](#)]
47. Guo, B.; Fang, L.; Zhang, B.; Gong, J. Graphene Doping: A Review. *Insci. J.* **2011**, *1*, 80–89. [[CrossRef](#)]
48. Kim, U.J.; Kim, T.G.; Shim, Y.; Park, Y.; Lee, C.W.; Kim, T.H.; Lee, H.S.; Chung, D.Y.; Kihm, J.; Roh, Y.G.; et al. Modulation of the Dirac Point Voltage of Graphene by Ion-Gel Dielectrics and Its Application to Soft Electronic Devices. *ACS Nano* **2015**, *9*, 602–611. [[CrossRef](#)]
49. Yu, W.J.; Liao, L.; Chae, S.H.; Lee, Y.H.; Duan, X. Toward Tunable Band Gap and Tunable Dirac Point in Bilayer Graphene with Molecular Doping. *Nano Lett.* **2011**, *11*, 4759–4763. [[CrossRef](#)]
50. Wei, P.; Liu, N.; Lee, H.R.; Adijanto, E.; Ci, L.; Naab, B.D.; Zhong, J.Q.; Park, J.; Chen, W.; Cui, Y.; et al. Tuning the Dirac Point in CVD-Grown Graphene through Solution Processed N-Type Doping with 2-(2-Methoxyphenyl)-1,3-Dimethyl-2,3-Dihydro-1H-Benzimidazole. *Nano Lett.* **2013**, *13*, 1890–1897. [[CrossRef](#)] [[PubMed](#)]
51. Solis-Fernandez, P.; Okada, S.; Sato, T.; Tsuji, M.; Ago, H. Gate-Tunable Dirac Point of Molecular Doped Graphene. *ACS Nano* **2016**, *10*, 2930–2939. [[CrossRef](#)]
52. Xu, H.L.; Zhang, Z.Y.; Xu, H.T.; Wang, Z.X.; Wang, S.; Peng, L.M. Top-Gated Graphene Field-Effect Transistors with High Normalized Transconductance and Designable Dirac Point Voltage. *ACS Nano* **2011**, *5*, 5031–5037. [[CrossRef](#)]
53. Nithya, V.D. A review on holey graphene electrode for supercapacitor. *J. Energy Storage* **2021**, *44 Pt B*, 103380. [[CrossRef](#)]
54. Liu, W.J.; Li, M.F.; Xu, S.H.; Zhang, Q.; Zhu, Y.H.; Pey, K.L.; Hu, H.L.; Shen, Z.X.; Zou, X.; Wang, J.L.; et al. Understanding the contact characteristics in single or multi-layer graphene devices: The impact of defects (carbon vacancies) and the asymmetric transportation behavior. In Proceedings of the 2010 International Electron Devices Meeting—Technical Digest 2010, San Francisco, CA, USA, 6–8 December 2010.
55. Xia, F.N.; Perebeinos, V.; Lin, Y.M.; Wu, Y.Q.; Avouris, P. The origins and limits of metal-graphene junction resistance. *Nat. Nanotechnol.* **2011**, *6*, 179–184. [[CrossRef](#)] [[PubMed](#)]
56. Zhong, H.; Zhang, Z.Y.; Chen, B.Y.; Xu, H.T.; Yu, D.M.; Huang, L.; Peng, L.M. Realization of low contact resistance close to theoretical limit in graphene transistors. *Nano Res.* **2015**, *8*, 1669–1679. [[CrossRef](#)]
57. Gahoi, A.; Wagner, S.; Bablich, A.; Kataria, S.; Passi, V.; Lemme, M.C. Contact resistance study of various metal electrodes with CVD graphene. *Solid-State Electron.* **2016**, *125*, 234–239. [[CrossRef](#)]
58. Kim, K.S.; Zhao, Y.; Jang, H.; Lee, S.Y.; Kim, J.M.; Kim, K.S.; Ahn, J.H.; Kim, P.; Choi, J.Y.; Hong, B.H. Large-scale pattern growth of graphene films for stretchable transparent electrodes. *Nature* **2009**, *457*, 706–710. [[CrossRef](#)]
59. Gleskova, H.; Wagner, S.; Suo, Z. A-Si: H Thin Film Transistors after Very High Strain. *J. Non-Cryst. Solids* **2000**, *266*, 1320–1324. [[CrossRef](#)]
60. Wei, W.; Pallecchi, E.; Haque, S.; Borini, S.; Avramovic, V.; Centeno, A.; Amaia, Z.; Happy, H. Mechanically Robust 39 Ghz Cut-Off Frequency Graphene Field Effect Transistors on Flexible Substrates. *Nanoscale* **2007**, *8*, 14097–14103. [[CrossRef](#)] [[PubMed](#)]
61. Chen, S.; Sun, Z.; Liu, F. Strain engineering of graphene: A review. *Nanoscale* **2016**, *8*, 3207–3217.
62. Pu, H.H.; Rhim, S.H.; Hirschmugl, C.J.; Gajdardziska-Josifovska, M.; Weinert, M.; Chen, J.H. Strain-induced band-gap engineering of graphene monoxide and its effect on graphene. *Phys. Rev. B—Condens. Matter Mater. Phys.* **2013**, *87*, 085417. [[CrossRef](#)]

Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.