Past year
All results
- All results
- Verbatim
Oct 22, 2024 · This paper introduces digital derivative-based estimation of timing mismatches. Gain, offset and skew mismatch calibrations are performed entirely in the ...
Jul 3, 2024 · This article presents a timing-skew-free time-interleaved (TI) successive-approximation register (SAR) analog-to-digital converter (ADC).
May 29, 2024 · In Paper 22.4, Tsinghua University introduces a 4.8GS/s 8b 4× time-interleaved SAR ADC with dither-based background timing-skew calibration and background ...
Oct 21, 2024 · This paper introduces several energy-efficient hybrid ADC architectures that incorporate SAR ADCs as their sub blocks including the followings: SAR-assisted ...
Jun 20, 2024 · ○ K. Seong, J.-S. Han, Y. Shim, Kwang-Hyun Baek, "A 2.5 GS/s 7-Bit 5-Way Time-Interleaved SAR ADC With On-Chip Background Offset and Timing-Skew Calibration ...
Oct 22, 2024 · Background calibration of comparator offset is implemented. The ADC consumes 3.1 mW from a 1 V supply and occupies 0.0015 mm2.
Oct 25, 2024 · Low power consumption, high sampling rate and 12-bit resolution makes the device suited for a variety of multi-channel communications systems. Full-power input ...
A 16-bit 18-MSPS flash-assisted SAR ADC with hybrid synchronous and ...
www.jos.ac.cn › article › doi
Mar 6, 2024 · This paper presents a 16-bit, 18-MSPS (million samples per second) flash-assisted successive-approximation-register (SAR) analog-to-digital converter (ADC)
Jun 20, 2024 · A 5nm 60GS/s 7b 64-Way Time Interleaved Partial Loop Unrolled SAR ADC Achieving 34dB ... A 71.5-DB SNDR 475-MS/s Ringamp-Based Pipelined SAR ADC with On-Chip Bit- ...
Apr 21, 2024 · ... s Time-Interleaved SAR ADC with. Quantization-Embedded Current-Mode Buffer and Differ-based. Dither Timing Skew Calibration. » Mr. Wei Zhang (Macao)1, Prof ...