research-article

Continuous Online Self-Monitoring Introspection Circuitry for Timing Repair by Incremental Partial-Reconfiguration (COSMIC TRIP)

Authors:

Benjamin Gojman,

André DehonAuthors Info & Claims

ACM Transactions on Reconfigurable Technology and Systems (TRETS), Volume 11, Issue 1

Article No.: 3, Pages 1 - 23

https://doi.org/10.1145/3158229

Published: 26 January 2018 Publication History

Abstract

We show that continuously monitoring on-chip delays at the LUT-to-LUT link level during operation allows a field-programmable gate array to detect and self-adapt to aging and environmental timing effects. Using a lightweight (<4% added area) mechanism for monitoring transition timing, a Difference Detector with First-Fail Latch, we can estimate the timing margin on circuits and identify the individual links that have degraded and whose delay is determining the worst-case circuit delay. Combined with Choose-Your-own-Adventure precomputed, fine-grained repair alternatives, we introduce a strategy for rapid, in-system incremental repair of links with degraded timing. We show that these techniques allow us to respond to a single aging event in less than 190ms for the toronto20 benchmarks. The result is a step toward systems where adaptive reconfiguration on the time-scale of seconds is viable and beneficial.

References

[1]

Syed M. Alam, Gan Chee Lip, Carl V. Thompson, and Donald E. Troxel. 2004. Circuit level reliability analysis of Cu interconnects. In Proceedings of the International Symposium on Quality Electronic Design. 238--243.

Digital Library

[2]

Altera. 2005. Implementing PLL Reconfiguration in Stratix 8 Stratix GX Devices (AN282). Retrieved from https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/an/an282.pdf.

[3]

Todd Austin, David Blaauw, Trevor Mudge, and Krisztián Flautner. 2004. Making typical silicon matter with razor. IEEE Comput. 37, 3 (March 2004), 57--65.

Digital Library

[4]

Vaughn Betz and Jonathan Rose. 1999. FPGA Place-and-Route Challenge. Retrieved from http://www.eecg.toronto.edu/&sim;vaughn/challenge/challenge.html.

[5]

Vaughn Betz, Jonathan Rose, and Alexander Marquardt. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Norwell, MA.

Digital Library

[6]

David Bol, Renaud Ambroise, Denis Flandre, and Jean-Didier Legat. 2009. Interests and limitations of technology scaling for subthreshold logic. IEEE Trans. VLSI Syst. 17, 10 (2009), 1508--1519.

Digital Library

[7]

Shekhar Borkar. 2004. Microarchitecture and Design Challenges for Gigascale Integration. Retrieved from http://www.microarch.org/micro37/presentations/MICRO37%20Sborkar.pdf. Keynote talk of the International Symposium on Microarchitecture.

Digital Library

[8]

C. T. Chow, L. S. M. Tsui, Philip H. W. Leong, Wayne Luk, and Steve J. E. Wilton. 2005. Dynamic voltage scaling for commercial FPGAs. In Proceedings of the International Conference on Field-Programmable Technology. 173--180.

[9]

Lloyd Condra, J. Qin, and Joseph B. Bernstein. 2007. State of the art semiconductor devices in future aerospace systems. In Proceedings of the FAA/NASA/DoD Joint Council on Aging Aircraft Conf.

[10]

Thomas Cover and Joy Thomas. 1991. Elements of Information Theory. John Wiley and Sons, Inc., New York.

[11]

André DeHon and Nikil Mehta. 2013. Exploiting partially defective LUTs: Why you don’t need perfect fabrication. In Proceedings of the International Conference on Field-Programmable Technology. 12--19

[12]

Claudio Favi and Edoardo Charbon. 2009. A 17ps time-to-digital converter implemented in 65nm FPGA technology. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 113--120. Retrieved from

Digital Library

[13]

Hans Giesen, Benjamin Gojman, Raphael Rubin, and André DeHon. 2016. Continuous online self-monitoring introspection circuitry for timing repair by incremental partial-reconfiguration (COSMIC TRIP). In Proceedings of the FCCM. 111--118.

[14]

Hans Giesen, Raphael Rubin, Benjamin Gojman, and André DeHon. 2017. Quality-time tradeoffs in component-specific mapping: How to train your dynamically reconfigurable array of gates with outrageous network-delays. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 85--94.

Digital Library

[15]

Jeffrey B. Goeders and Steven J. E. Wilton. 2012. VersaPower: Power estimation for diverse FPGA architectures. In Proceedings of the International Conference on Field-Programmable Technology. 229--234.

[16]

Benjamin Gojman and André DeHon. 2014. GROK-INT: Generating real on-chip knowledge for interconnect delays using timing extraction. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines. 88--95.

Digital Library

[17]

Benjamin Gojman, Sirisha Nalmela, Nikil Mehta, Nicholas Howarth, and André DeHon. 2014. GROK-LAB: Generating real on-chip knowledge for intra-cluster delays using timing extraction. ACM Trans. Reconfig. Tech. Syst. 7, 4, Article 5 (Dec. 2014), 23 pages.

Digital Library

[18]

Arthur E. Hoerl and Robert W. Kennard. 1970. Ridge regression: Biased estimation for nonorthogonal problems. Technometrics 12, 1 (Feb. 1970), 55--67.

[19]

Edin Kadric, Kunal Mahajan, and André DeHon. 2014. Energy reduction through differential reliability and lightweight checking. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines. 243--250

Digital Library

[20]

Guy Lemieux, Edmund Lee, Marvin Tom, and Anthony Yu. 2004. Directional and single-driver wires in FPGA interconnect. In Proceedings of the International Conference on Field-Programmable Technology. 41--48.

[21]

Joshua M. Levine, Edward Stott, and Peter Y. K. Cheung. 2014. Dynamic voltage 8 frequency scaling with online slack measurement. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 65--74.

Digital Library

[22]

Joshua M. Levine, Edward Stott, George A. Constantinides, and Peter Y. K. Cheung. 2012. Online measurement of timing in circuits: For health monitoring and dynamic voltage 8 frequency scaling. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines. 109--116.

Digital Library

[23]

David Lewis, Elias Ahmed, David Cashman, Tim Vanderhoek, Chris Lane, Andy Lee, and Philip Pan. 2009. Architectural enhancements in Stratix-III and Stratix-IV. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 33--42.

Digital Library

[24]

David Lewis, Vaughn Betz, David Jefferson, Andy Lee, Chris Lane, Paul Leventis, Sandy Marquardt, Cameron McClintock, Bruce Pedersen, Giles Powell, Srinivas Reddy, Chris Wysocki, Richard Cliff, and Jonathan Rose. 2003. The stratix routing and logic architecture. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 12--20.

Digital Library

[25]

David Lewis, David Cashman, Mark Chan, Jeffery Chromczak, Gary Lai, Andy Lee, Tim Vanderhoek, and Haiming Yu. 2013. Architectural enhancements in Stratix V. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 147--156.

Digital Library

[26]

Chin Jen Lin and S. M. Reddy. 1987. On delay fault testing in logic circuits. IEEE Trans. Comput.-Aid. Des. 6, 5 (September 1987), 694--703.

Digital Library

[27]

Timothy A. Linscott, Benjamin Gojman, Raphael Rubin, and André DeHon. 2016. Pitfalls and tradeoffs in simultaneous, on-chip FPGA delay measurement. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 100--104.

Digital Library

[28]

Jason Luu, Jeffrey Goeders, Michael Wainberg, Andrew Somerville, Thien Yu, Konstantin Nasartschuk, Miad Nasr, Sen Wang, Tim Liu, Nooruddin Ahmed, Kenneth B. Kent, Jason Anderson, Jonathan Rose, and Vaughn Betz. 2014. VTR 7.0: Next generation architecture and CAD system for FPGAs. ACM Trans. Reconfig. Tech. Syst. 7, 2 (July 2014), 6:1--6:30.

Digital Library

[29]

Jason Luu, Ian Kuon, Peter Jamieson, Ted Campbell, Andy Ye, Wei Mark Fang, and Jonathan Rose. 2009. VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling. In Proceedings of the FPGA. 133--142.

Digital Library

[30]

Alexander Marquardt, Vaughn Betz, and Jonathan Rose. 2000. Timing-driven placement for FPGAs. In Proceedings of the FPGA. 203--213.

Digital Library

[31]

M. Imran Masud and Steve Wilton. 1999. A new switch block for segmented FPGAs. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 274--281.

Digital Library

[32]

F. G. Maunsell. 1937. A problem in cartophily. Math. Gazette 22 (1937), 328--331.

[33]

Nikil Mehta, Raphael Rubin, and André DeHon. 2012. Limit Study of Energy 8 Delay Benefits of Component-Specific Routing. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 97--106.

Digital Library

[34]

Evelyn Mintarno, Joëlle Skaf, Rui Zheng, Jyothi Velamela, Yu Cao, Stephen Boyd, Robert Dutton, and Subhasish Mitra. 2011. Self-tuning for maximized lifetime energy-efficiency in the presence of circuit aging. IEEE Trans. Comput.-Aid. Des. 30, 5 (May 2011), 760--773.

Digital Library

[35]

Shing-Hwa Renn, Christine Raynaud, Jean-Luc Pelloie, and Francis Balestra. 1998. A thorough investigation of the degradation induced by hot-carrier injection in deep submicron N- and P-channel partially and fully depleted unibond and SIMOX MOSFETs. IEEE Trans. Electron. Dev. 45, 10 (October 1998), 2146--2152.

[36]

Jonathan Rose and Stephen Brown. 1991. Flexibility of interconnection structures for field-programmable gate arrays. IEEE J. Solid-State Circ. 26, 3 (March 1991), 277--282.

[37]

Elyse Rosenbaum, Peter M. Lee, Reza Moazzami, P. K. Ko, and Chenming Hu. 1989. Circuit reliability simulator-oxide breakdown module. In Technical Digest of the IEEE International Electron Device Meeting. 331--334.

[38]

Raphael Rubin and André DeHon. 2011. Choose-Your-Own-Adventure Routing: Lightweight Load-Time Defect Avoidance. ACM Trans. Reconfig. Tech. Syst. 4, 4 (December 2011), 33:1--33:24. Retrieved from

Digital Library

[39]

Dieter K. Schroder and Jeff A. Babcock. 2003. Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing. J. Appl. Phys. 94, 1 (July 2003), 1--18.

[40]

Stefanos Sidiropoulos and Mark A. Horowitz. 1997. A semidigital dual delay-locked loop. IEEE J. Solid-State Circ. 32, 11 (Nov 1997), 1683--1692.

[41]

Steven K. Sinha, Peter M. Kamarchik, and Seth Copen Goldstein. 2000. Tunable fault tolerance for runtime reconfigurable architectures. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines. 185--192.

Digital Library

[42]

Suresh Srinivasan, Ramakrishnan Krishnan, Prasanth Mangalagiri, Yuan Xie, Vijaykrishnan Narayanan, Mary Jane Irwin, and Karthik Sarpatwari. 2008. Toward increasing FPGA lifetime. IEEE Trans. Dep. Secure Comput. 5, 2 (April 2008), 115--127.

Digital Library

[43]

Edward A. Stott, Justin S. J. Wong, Pete Sedcole, and Peter Y. K. Cheung. 2010. Degradation in FPGAs: Measurement and modelling. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 229--238.

Digital Library

[44]

Tim Tuan, Austin Lesea, Chris Kingsley, and Steven Trimberger. 2011. Analysis of within-die process variation in 65nm FPGAs. In Proceedings of the International Symposium on Quality Electronic Design. 1--5. Retrieved from

[45]

Justin S. Wong, Pete Sedcole, and Peter Y. K. Cheung. 2009. Self-measurement of combinatorial circuit delays in FPGAs. ACM Trans. Reconfig. Tech. Syst. 2, 2 (June 2009), 1--22.

Digital Library

[46]

Xilinx. 2015. UltraScale Architecture and Product Overview (DS890). Retrieved from http://www.xilinx.com/support/documentation/data_sheets/ds890-ultrascale-overview.pdf.

[47]

Xilinx, Inc. 2008. Virtex-5 FPGA Configuration User Guide. Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124. UG191 Retrieved from http://www.xilinx.com/bvdocs/userguides/ug191.pdf.

[48]

Wei Zhao and Yu Cao. 2006. New generation of predictive technology model for sub-45 nm early design exploration. IEEE Trans. Electron. Dev. 53, 11 (2006), 2816--2823.

[49]

Ken M. Zick and John P. Hayes. 2010. On-line sensing for healthier FPGA systems. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 239--248.

Digital Library

Cited By

Moghaddasi IGorgin SLee J(2023)Dependable DNN Accelerator for Safety-Critical Systems: A Review on the Aging PerspectiveIEEE Access10.1109/ACCESS.2023.330037611(89803-89834)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3300376
Ochoa-Ruiz GAguilar-Lobo LBevan Rde Lamotte FDiguet J(2018)Towards Dynamically Reconfigurable SoCs (DRSoCs) in industrial automation: State of the art, challenges and opportunitiesMicroprocessors and Microsystems10.1016/j.micpro.2018.07.00262(20-40)Online publication date: Oct-2018
https://doi.org/10.1016/j.micpro.2018.07.002

Index Terms

Continuous Online Self-Monitoring Introspection Circuitry for Timing Repair by Incremental Partial-Reconfiguration (COSMIC TRIP)
1. Hardware

Recommendations

GROK-LAB: Generating Real On-chip Knowledge for Intra-cluster Delays Using Timing Extraction

Timing Extraction identifies the delay of fine-grained components within an FPGA. From these computed delays, the delay of any path can be calculated. Moreover, a comparison of the fine-grained delays allows a detailed understanding of the amount and ...
Novel sizing algorithm for yield improvement under process variation in nanometer technology
DAC '04: Proceedings of the 41st annual Design Automation Conference

Due to process parameter variations, a large variability in circuit delay occurs in scaled technologies affecting the yield. In this paper, we propose a sizing algorithm to ensure the speed of a circuit under process variation with a certain degree of ...
GROK-LAB: generating real on-chip knowledge for intra-cluster delays using timing extraction
FPGA '13: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays

Timing Extraction identifies the delay of fine-grained components within an FPGA. From these computed delays, the delay of any path can be calculated. Moreover, a comparison of the fine-grained delays allows a detailed understanding of the amount and ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Transactions on Reconfigurable Technology and Systems

ACM Transactions on Reconfigurable Technology and Systems Volume 11, Issue 1

Special Section on FCCM 2016 and Regular Papers

March 2018

183 pages

ISSN:1936-7406

EISSN:1936-7414

DOI:10.1145/3178391

Editor:
Steve Wilton
Department of Electrical and Computer Engineering / University of British Columbia / Kaiser 4112, 5500-2332 Main Mall / Vancouver, BC V6T 1Z4 Canada

Issue’s Table of Contents

Copyright © 2018 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 26 January 2018

Accepted: 01 October 2017

Received: 01 November 2016

Published in TRETS Volume 11, Issue 1

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

DARPA/CMO
Leggett Family Fellowship

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
148
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)0

Reflects downloads up to 18 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Moghaddasi IGorgin SLee J(2023)Dependable DNN Accelerator for Safety-Critical Systems: A Review on the Aging PerspectiveIEEE Access10.1109/ACCESS.2023.330037611(89803-89834)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3300376
Ochoa-Ruiz GAguilar-Lobo LBevan Rde Lamotte FDiguet J(2018)Towards Dynamically Reconfigurable SoCs (DRSoCs) in industrial automation: State of the art, challenges and opportunitiesMicroprocessors and Microsystems10.1016/j.micpro.2018.07.00262(20-40)Online publication date: Oct-2018
https://doi.org/10.1016/j.micpro.2018.07.002

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents