Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/2487726.2487731acmconferencesArticle/Chapter ViewAbstractPublication PageshaspConference Proceedingsconference-collections
research-article

Secure memories resistant to both random errors and fault injection attacks using nonlinear error correction codes

Published: 23 June 2013 Publication History

Abstract

Memories used in cryptographic devices are vulnerable to fault injection attacks. To mitigate the danger of these attacks, error control codes are often used in memories to detect maliciously injected faults. Most of codes proposed for memories in cryptographic devices are error detecting codes with small Hamming distances that cannot be used for error correction. While being able to provide sufficient protection against fault injection attacks, these codes cannot provide a satisfactory reliability under the presence of random errors. In this paper we present reliable and secure memory architectures based on two nonlinear error correcting codes. The presented coding technique can be used for detection of fault injection attacks as well as for correction of random errors. The construction and the error correction procedures for the code will be described. The error handling methodology used to distinguish between random errors and maliciously injected faults will be discussed.

References

[1]
H. Bar-El, H. Choukri, D. Naccache, M. Tunstall, and C. Whelan. The sorcerers apprentice guide to fault attacks. 2002.
[2]
R. Cramer, Y. Dodis, S. Fehr, C. Padr, and D. Wichs. Detection of algebraic manipulation with applications to robust secret sharing and fuzzy extractors. In Advances in Cryptology C EUROCRYPT 2008, volume 4965, pages 471--488. 2008.
[3]
M. G. Karpovsky and A. Taubin. New class of nonlinear systematic error detecting codes. IEEE Transactions on Information Theory, 50(8):1818--1820, 2004.
[4]
S. Skorobogatov. Optical fault masking attacks. Workshop on Fault Diagnosis and Tolerance in Cryptography, pages 23--29, 2010.
[5]
E. Trichina and R. Korkikyan. Multi fault laser attacks on protected CRT-RSA. Workshop on Fault Diagnosis and Tolerance in Cryptography, 0:75--86, 2010.
[6]
Z. Wang and M. Karpovsky. Algebraic manipulation detection codes and their applications for design of secure cryptographic devices. In On-Line Testing Symposium (IOLTS), 2011 IEEE 17th International, pages 234--239, july 2011.
[7]
Z. Wang and M. Karpovsky. Algebraic manipulation detection codes and their applications for design of secure cryptographic devices. In IEEE 17th International On-Line Testing Symposium (IOLTS), pages 234--239, 2011.
[8]
Z. Wang and M. Karpovsky. Algebraic manipulation detection codes and their applications for design of secure communication or computation channels. Design, Codes and Cryptography, 2012, submitted.
[9]
Z. Wang, M. Karpovsky, and A. Joshi. Reliable MLC NAND flash memories based on nonlinear t-error-correcting codes. In Dependable Systems and Networks, IEEE/IFIP International Conference on, 2010.
[10]
Z. Wang, M. Karpovsky, and A. Joshi. Nonlinear multi-error correction codes for reliable mlc nand flash memories. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(7):1221--1234, july 2012.
[11]
Z. Wang, M. Karpovsky, and K. Kulikowski. Design of memories with concurrent error detection and correction by nonlinear SEC-DED codes. Journal of Electronic Testing, pages 1--22, 2010.

Cited By

View all
  • (2020)Generating nonlinear codes for multi-bit symbol error correction using cellular automataPhysica D: Nonlinear Phenomena10.1016/j.physd.2020.132758(132758)Online publication date: Oct-2020
  • (2019)Wavelet Codes and Their Implementation for Protection of NAND Flash Memory2019 PhotonIcs & Electromagnetics Research Symposium - Spring (PIERS-Spring)10.1109/PIERS-Spring46901.2019.9017402(3797-3804)Online publication date: Jun-2019
  • (2019)Tolerance of Deep Neural Network Against the Bit Error Rate of NAND Flash Memory2019 IEEE International Reliability Physics Symposium (IRPS)10.1109/IRPS.2019.8720586(1-4)Online publication date: Mar-2019
  • Show More Cited By

Index Terms

  1. Secure memories resistant to both random errors and fault injection attacks using nonlinear error correction codes

    Recommendations

    Comments

    Please enable JavaScript to view thecomments powered by Disqus.

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    HASP '13: Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy
    June 2013
    77 pages
    ISBN:9781450321181
    DOI:10.1145/2487726
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 23 June 2013

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. error control codes
    2. fault injection attack countermeasure
    3. memory reliability
    4. memory security

    Qualifiers

    • Research-article

    Conference

    HASP '13
    Sponsor:

    Acceptance Rates

    HASP '13 Paper Acceptance Rate 9 of 13 submissions, 69%;
    Overall Acceptance Rate 9 of 13 submissions, 69%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)6
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 19 Nov 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2020)Generating nonlinear codes for multi-bit symbol error correction using cellular automataPhysica D: Nonlinear Phenomena10.1016/j.physd.2020.132758(132758)Online publication date: Oct-2020
    • (2019)Wavelet Codes and Their Implementation for Protection of NAND Flash Memory2019 PhotonIcs & Electromagnetics Research Symposium - Spring (PIERS-Spring)10.1109/PIERS-Spring46901.2019.9017402(3797-3804)Online publication date: Jun-2019
    • (2019)Tolerance of Deep Neural Network Against the Bit Error Rate of NAND Flash Memory2019 IEEE International Reliability Physics Symposium (IRPS)10.1109/IRPS.2019.8720586(1-4)Online publication date: Mar-2019
    • (2018)Design of reliable storage and compute systems with lightweight group testing based non-binary error correction codesIET Computers & Digital Techniques10.1049/iet-cdt.2018.5008Online publication date: 5-Nov-2018
    • (2017)AMD codes based on wavelet transform2017 Progress in Electromagnetics Research Symposium - Fall (PIERS - FALL)10.1109/PIERS-FALL.2017.8293564(2534-2539)Online publication date: Nov-2017
    • (2016)Disjoint difference families and their applicationsDesigns, Codes and Cryptography10.1007/s10623-015-0149-478:1(103-127)Online publication date: 1-Jan-2016
    • (2015)New byte error correcting codes with simple decoding for reliable cache design2015 IEEE 21st International On-Line Testing Symposium (IOLTS)10.1109/IOLTS.2015.7229859(200-205)Online publication date: Jul-2015
    • (2014)A new efficiency criterion for security oriented error correcting codes2014 19th IEEE European Test Symposium (ETS)10.1109/ETS.2014.6847800(1-6)Online publication date: May-2014

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media