Nothing Special   »   [go: up one dir, main page]

skip to main content
10.1145/1995896.1995912acmconferencesArticle/Chapter ViewAbstractPublication PagesicsConference Proceedingsconference-collections
research-article

Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity

Published: 31 May 2011 Publication History

Abstract

With the development of the NAND-Flash technology, NAND-Flash based Solid-State Disk (SSD) has been attracting a great deal of attention from both industry and academia. While a range of SSD research topics, from interface techniques to buffer management and Flash Translation Layer (FTL), from performance to endurance and energy efficiency, have been extensively studied in the literature, the SSD being studied was by and large treated as a grey or black box in that many of the internal features such as advanced commands, physical-page allocation schemes and data granularity are hidden or assumed away. We argue that, based on our experimental study, it is these internal features and their interplay that will help provide the missing but significant insights to designing high-performance and high-endurance SSDs.
In this paper, we use our highly accurate and multi-tiered SSD simulator, called SSDsim, to analyze several key internal SSD factors to characterize their performance impacts, interplay and parallelisms for the purpose of performance and endurance en-hancement of SSDs. From the results of our experiments, we found that: (1) larger pages tend to have significantly negative impact on SSD performance under many workloads; (2) different physical-page allocation schemes have different deployment en-vironments, where an optimal allocation scheme can be found for each workload; (3) although advanced commands provided by flash manufacturers can improve performance in some cases, they may jeopardize the SSD performance and endurance when used inappropriately; (4) since the parallelisms of SSD can be classified into four levels, namely, channel-level, chip-level, die-level and plane-level, the priority order of SSD parallelism, resulting from the strong interplay among physical-page allocation schemes and advanced commands, can have a very significant impact on SSD performance and endurance.

References

[1]
A. R. Olson and D. J. Langlois. 2008. Solid State Drives Data Reliability and Lifetime. White Paper. Imation Corp. http://www. imation.com/PageFiles/1189/SSD_Gov_DataReliability_WP.pdf
[2]
W. Hutsell, J. Bowen and N. Ekker. 2008. Flash Solid State Disk Reliability. White Paper. Texas Memory Systems. http://www.ramsan.com/files/f000252.pdf
[3]
M-System. Two Technologies Compared: NOR vs NAND. In white paper, 2003. http://maltiel-consulting.com/Nonvolatile_ Memory_NOR_vs_NAND.pdf
[4]
SLV vs. MLC: An Analysis of Flash Memory. In white paper. Super Talent Technology, Inc. http://www.supertalent.com/ datasheets/SLC_vs_MLC%20whitepaper.pdf
[5]
J. Cooke. Introduction to Flash Memory (T1A). Slides. 2008. http://www.slideshare.net/Flashdomain/introduction-to-flash-memory-t1a
[6]
K. M. Greenan, D. D. E. Long, E. L. Miller, T. Schwarz and A. Wildani. Building Flexible, Fault-Tolerant Flash-based Storage Systems. In Proc. of HotDep'09, June 2009.
[7]
M. Moshayedi and P Wilkison. Enterprise SSDs. ACM QUEUE. July/August 2008
[8]
C. Dirik and B. Jacob. The Performance of PC Solid-State Disks (SSDs) as a Function of Bandwidth, Concurrency, Device Architecture, and System Organization. In Proc. of ISCA'09, June 2009.
[9]
A. M. Caulfield, J. Coburn, T. I. Mollov, A. De, A. Akel, J. He, A. Jagatheesan, R. K. Gupta, A. Snavely and S. Swanson. Understanding the Impact of Emerging Non-Volatile Memories on High-Performance, IO-Intensive Computing. In Proc. of SC'10, November 2010.
[10]
A. Leventhal. Flash Storage Today. ACM QUEUE. July/August 2008.
[11]
G. Graefe. The Five-minute Rule Twenty Years Later, and How Flash Memory Changes the Rules. In Proc. of DaMoN'07. June 15, 2007
[12]
A. Gupta, Y. Kim and B. Urgaonkar. DFTL: A Flash Transla-tion Layer Employing Demand-based Selective of Page-level Address Mapping. In Proc. of ASPLOS'09. March 7--11, 2009.
[13]
Y. Hu, H. Jiang, D. Feng, L. Tian, S. Zhang, J. Liu, W. Tong, Y. Qin and L. Wang. Achieving Page-Mapping FTL Performance at Block-Mapping FTL Cost by Hiding Address Translation. In Proc. of MSST'10. May 3-7, 2010.
[14]
J. Shin, Z. Xia, N. Xu, R. Gao, X. Cai, S. Maeng and E. Hsu. FTL Design Exploration in Reconfigurable High-Performance SSD for Server Applications. In Proc. of ICS'09, June 2009.
[15]
S. Lee, D. Park, T. Chung, D. Lee, S. Park and H. Song. A Log Buffer-Based Flash Translation Layer Using Fully-Associative Sector Translation. ACM Transactions on Embedded Computing Systems, Vol.6, No.3, Article 18, July 2007.
[16]
H. Kim and S. Ahn. BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage. In Proc. of FAST'08. February 26-29, 2008.
[17]
J. Seol, H. Shim, J. Kim and S. Maeng. A buffer replacement algorithm exploiting multi-chip parallelism in solid state disks. In Proc. of CASES'09, October 2009.
[18]
S. Park, D. Jung, J. Kang, J. Kim and J. Lee. CFLRU: A Replacement Algorithm for Flash Memory. In Proc. of CASES'06, October 2006.
[19]
H. Jo, J. Kang, S Park, J. Kim and J. Lee. FAB: Flash-Aware Buffer Management Policy for Portable Media Players. IEEE Transaction on Consumer Electronics, Vol.52, No.2, May 2006.
[20]
F. Chen, D. A. Koufaty and X. Zhang. Understanding Intrinsic Characteristics and System Implications of Flash Memory based Solid State Drives. In Proc. of SIGMETRICS /performance'09. June 15-19, 2009
[21]
L. M. Grupp, A. M. Caulfield, J. Coburn, S. Swanson, E. Yaakobi, P. H. Siegel and J. K. Wolf. Characterizing Flash Memory: Anomalies, Observations, and Applications. In Proc. of MICRO'09. December 12-16, 2009.
[22]
S. Boboila and P. Desnoyers. Write Endurance in Flash Drives: Measurements and Analysis. In Proc. of FAST'10. February 23-26, 2010.
[23]
P. Desnoyers. Empirical Evaluation of NAND Flash Memory Performance. In Proc. of HotStorage'09, October 2009.
[24]
N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse and R. Panigrahy. Design Tradeoffs for SSD Perfor-mance. In Proc. of USENIX'08, June 2008
[25]
J. Kang, J. Kim, C. Park, H. Park and J. Lee. A multi-channel architecture for high-performance and flash-based storage system. Jounal of Systems Architecture. 53: 644--658, 2007.
[26]
S. Park, E. Seo, J. Shin, S. Maeng and J. Lee. Exploiting internal parallelism of flash-based SSDs. IEEE Computer Architecture Letters. 03-Feb-2010.
[27]
S. Park, S. Ha, K. Bang and E. Chuang. Design and analysis of flash translation layers for multi-channel NAND flash based storage devices. IEEE Transaction on Consumer Electronics, Vol.55, No.3, August 2009.
[28]
K9XXG08UXA datasheet. http://www.samsung.com/products /semiconductor/flash/technicallinfo/datasheets.htm.
[29]
K9NCG08U5M datasheet. http://www.samsung.com/products /semiconductor/flash/technicallinfo/datasheets.htm.
[30]
Micro MT29F16G08FAA NAND Flash Memory datasheet. http://www.micron.com//document_download/?documentId=4308
[31]
Micro MT29F256G08CUCBB NAND Flash Memory datasheet. http://www.micron.com//document_download/?documentId=4368
[32]
Intel JS29F64G08CAMD1 MD332 NAND Flash Memory datasheet. http://www.intel.com/design
[33]
Toshiba TH58TVG7S2F NAND Flash Memory datasheet. http://www.toshiba.com/
[34]
Hynix H27UCG8U5(D)A Series 64Gb NAND Flash datasheet. http://www.hynix.com/datasheet/
[35]
Microsoft Enterprise Traces. http://iotta.snia.org/traces/list/BlockIO
[36]
Application note for nand flash memory (revision 2.0) http://www.samsung.com/global/business/semiconductor/products/flash/downloads/applicationnote/app_nand.pdf
[37]
Open NAND Flash Interface SpecificaRion. revision2.2.http://onfi. org/wp-content/uploads/2009/02/ONFI%202_2%20 Gold.pdf
[38]
NAND Flash Performance Improvement Using Internal Data Move. Technical Note TN-29-15. http://download.micron.com/ pdf/technotes/nand/tn2915.pdf
[39]
Using COPYBACK Operations to Maintain Data Integrity in NAND Devices. Technical Note TN-29-41. http://www.eeta-sia.com/STATIC/PDF/200903/EEOL_2009MAR02_STOR_AN_01.pdf?SOURCES=DOWNLOAD
[40]
SSD Extension for DiskSim Simulation Environment. http://research.microsoft.com/en-us/downloads/b41019e2-1d2b-44d8-b512-ba35ab814cd4/
[41]
Y. Kim, B.Tauras, A. Gupta, D. M. Nistor and B. Urgaonkar. FlashSim: A Simulator for NAND Flash-based Solid-State Drives. Technical Report CSE-09-008
[42]
J. Bucy, J. Schindler, S. W. Schlosser and G. R. Ganger. The DiskSim Simulation Environment Version 4.0 Reference Manual. May 2008.
[43]
E. Fal and S. Toledo. Algorithms and Data Structures for Flash Memories. ACM Computing Surveys, Vol.37, No.2, June 2005, pp.138--163.
[44]
T. Chung, D. Park, S. Park, D. Lee, S. Lee and H. Song. System Software for Flash Memory: A Survey. International Federation for Information Processing 2006. EUC 2006, LNCS 4096, pp. 394--404. 2006.
[45]
UMass Trace Repository. http://traces.cs.umass.edu
[46]
Weal-Leveling Techniques in NAND Flash Devices. Technical Note TN-29-42. http://download.micron.com/pdf/technotes/nand/tn2942_nand_wear_leveling.pdf

Cited By

View all
  • (2024)We ain't afraid of no file fragmentationProceedings of the 22nd USENIX Conference on File and Storage Technologies10.5555/3650697.3650709(193-208)Online publication date: 27-Feb-2024
  • (2024)LaVA: An Effective Layer Variation Aware Bad Block Management for 3D CT NAND Flash2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546546(1-6)Online publication date: 25-Mar-2024
  • (2024)Extremely-Compressed SSDs with I/O Behavior PredictionACM Transactions on Storage10.1145/367704420:4(1-38)Online publication date: 16-Jul-2024
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
ICS '11: Proceedings of the international conference on Supercomputing
May 2011
398 pages
ISBN:9781450301022
DOI:10.1145/1995896
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 31 May 2011

Permissions

Request permissions for this article.

Check for updates

Author Tags

  1. advanced commands
  2. nand-flash
  3. parallelism
  4. simulator
  5. ssd

Qualifiers

  • Research-article

Conference

ICS '11
Sponsor:
ICS '11: International Conference on Supercomputing
May 31 - June 4, 2011
Arizona, Tucson, USA

Acceptance Rates

Overall Acceptance Rate 629 of 2,180 submissions, 29%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)228
  • Downloads (Last 6 weeks)18
Reflects downloads up to 12 Nov 2024

Other Metrics

Citations

Cited By

View all
  • (2024)We ain't afraid of no file fragmentationProceedings of the 22nd USENIX Conference on File and Storage Technologies10.5555/3650697.3650709(193-208)Online publication date: 27-Feb-2024
  • (2024)LaVA: An Effective Layer Variation Aware Bad Block Management for 3D CT NAND Flash2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546546(1-6)Online publication date: 25-Mar-2024
  • (2024)Extremely-Compressed SSDs with I/O Behavior PredictionACM Transactions on Storage10.1145/367704420:4(1-38)Online publication date: 16-Jul-2024
  • (2024)The Static Allocation is Not a Static: Optimizing SSD Address Allocation Through Boosting Static PolicyIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2024.340736735:8(1373-1386)Online publication date: Aug-2024
  • (2024)Revisiting TRIM on High-Density Flash-Based Hybrid Storage SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.334260643:5(1618-1622)Online publication date: May-2024
  • (2024)A Machine Learning-Empowered Cache Management Scheme for High-Performance SSDsIEEE Transactions on Computers10.1109/TC.2024.340406473:8(2066-2080)Online publication date: 1-Aug-2024
  • (2024)LearnedFTL: A Learning-Based Page-Level FTL for Reducing Double Reads in Flash-Based SSDs2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA)10.1109/HPCA57654.2024.00054(616-629)Online publication date: 2-Mar-2024
  • (2024)BeaconGNN: Large-Scale GNN Acceleration with Out-of-Order Streaming In-Storage Computing2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA)10.1109/HPCA57654.2024.00033(330-344)Online publication date: 2-Mar-2024
  • (2024)DIR: Dynamic Request Interleaving for Improving the Read Performance of Aged Solid-State DrivesJournal of Computer Science and Technology10.1007/s11390-023-1601-y39:1(82-98)Online publication date: 1-Feb-2024
  • (2023)Out-of-channel data placement for balancing wear-out and I/O workloads in RAID-enabled SSDs2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE56975.2023.10136951(1-6)Online publication date: Apr-2023
  • Show More Cited By

View Options

Get Access

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media