

Fig. 2. The test chip layout

### A. DC/AC Model Parameter Extraction Procedure

The extraction procedure for the EKV model [8] features varying device sizes, measured characteristics, different bias conditions (SI: strong, MI: moderate, WI: weak inversion, co.: conduction, sat.: saturation) and extracted parameters plus fine tuning. The steps are summarized in Table II.

This extraction procedure benefits significantly from its simple formulation and small number of the EKV2.6 model parameters. Only a small set of 13 intrinsic parameters is required for complete model extraction and characterization. This small parameter set is unique to the EKV model, and accounts for a full range of first and second order device effects. Parameter extraction [8] is performed sequentially starting with DC measurements, which require at least three different device W/L geometries. Technological parameters e.g. gate capacitance COX and junction depth XJ are assumed to be known from a preliminary parameter extraction. The pinch-off voltage measurement  $V_P$  vs.  $V_G$  is used to extract the core EKV parameters from a long and large device as previously described [8]. The overall efficiency of the nonlinear optimization algorithms used throughout the extraction parameter steps strongly depends on the amount of data used and the complexity of the model equations to be evaluated. Hence, further simplifications of the model equations may be required. However, in such cases the extraction process reverts to a technique which is similar to a 'direct extraction' method.

TABLE II. SIZES, CHARACTERISTICS, CONDITIONS AND PARAMETERS FOR TEST DEVICES.

Device sizes	Characteristics	Conditions	Parameters
<b>Parameter Extraction</b>			
wide/long	$I_{DS}$ vs. $V_S$ $V_P$ vs. $V_G$ $I_D$ vs. $V_G$	SI sat. MI sat. SI sat.@ $V_S$	$I_s$ , VTO, GAMMA, PHI, KP, THETA
wide/short	$I_{DS}$ vs. $V_S$ $V_P$ vs. $V_G$ $I_{DS}$ vs. $V_D$	SI sat. MI sat. SI co.-sat.	$I_s$ , LETA, UCRIT, LAMBDA
narrow/long	$I_{DS}$ vs. $V_S$ $V_P$ vs. $V_G$	SI sat. MI sat.	$I_s$ , WETA
W/L matrix	R vs. $L_{eff}$ 1/R vs. $W_{eff}$	SI co.	DL, DW, RS+RD
<b>Parameter Fine Tuning</b>			
wide/short	$\log(I_{DS})$ vs. $V_G$ $I_{DS}, \log(g_{ds})$ vs. $V_D$	WI@ $V_S$ SI co.-sat.	LETA, DL, RS+RD, XJ
narrow/long	$I_{DS}$ vs. $V_G$ $I_{DS}, \log(g_{ds})$ vs. $V_D$	WI@ $V_S$ SI co.-sat.	WETA, DW

For extraction of the AC model parameters the C-V characteristics of the large size MOSFETs and of the source/drain-substrate junctions are to be made.

### B. DC/CV measurements and parameter extraction

For the extraction of the DC model parameters, a series of n- and p-channel MOSFETs (see Table I) were measured at different bias conditions. Next, the EKV2.6 model parameters were extracted. Typical measured I-V data together with the model characteristics are shown in Fig. 3-5. a very good fit between the experimental and model characteristics is visible.





Fig. 3. EKV2.6 transfer  $I_{DS}$ - $V_{GS}$  and  $g_m$ - $V_{GS}$  characteristics in linear range.





Fig. 4. EKV2.6 transfer  $I_{DS}$ - $V_{GS}$  and  $g_m$ - $V_{GS}$  characteristics in linear and saturation range.




Fig. 5. EKV2.6 output  $I_{DS}$ - $V_{DS}$  characteristics.

For the extraction of the AC model parameters, the large area n- and p-channel MOSFETs (see Table I) were measured. The measurement results together with the estimated threshold voltage, flat-band voltage and gate capacitance per unit area are shown in Fig. 6. The gate capacitances, together with the CGSO, CGDO, and CGBO overlap/fringing capacitances determined based on the  $C_{gs}$ ,  $C_{gd}$ , and  $C_{gb}$  data in accumulation range, are listed in Table III.

### C. CMOS Inverter Characterization.

Within the characterization of the process under consideration for digital IC design, measurements of the CMOS inverter characteristics were done. The transfer curves for two different supply bias conditions are shown in Fig. 7. Asymmetry of the MOSFET characteristics is visible.




Fig. 7. CMOS inverter characteristics

### D. Noise Characterization and Modeling

The EKV2.6 model includes thermal noise as well as low frequency noise. Thermal noise uses a charge-based expression without parameters, while low frequency noise model is of the  $1/f$  noise type and uses three parameters [9]. Measured noise spectra at low frequencies are shown in Fig. 12 for N- and P-MOSFETs, together with respective models.

### V. VERILOG-A STANDARDIZATION

The ADMS tool (Automatic Device Model Synthesizer) [10] offers an excellent modeling environment that allows rapid development of advanced simulation models and fast implementation in FOSS, as well as commercial, IC design CAD/EDA tools. ADMS reduces the compact device modeling implementation effort into a process centred on writing a Verilog-AMS model description. ADMS has been designed specifically for analogue compact model development. However, besides those sections of the Verilog-A subset of Verilog-AMS hardware description language that are required for analogue model design and simulation, also many language extensions specifically designed for compact model construction are included. Interfacing ADMS and a circuit simulator is done through XML script files which generate C++ code for the model under construction. These XML scripts are different for each circuit simulator model interface. After translation from Verilog-A to C++ the ADMS generated C++ is compiled and linked to the main body of a circuit simulator code using the C++ toolset available with a given operating system. Existing models could be smoothly extended to include important effects such as thermodynamic effects [11]. Furthermore, developers of new compact models now have access to a coherent and highly reliable modeling framework, simplifying model evaluation procedures and verification




Fig. 6. Extraction of the threshold voltage, flatband voltage and gate capacitance in n- and p-channel MOSFETs based on C-V measurements.

TABLE III. AC MODEL PARAMETERS

Param. Dev.type	COX (fF/μm <sup>2</sup> )	CGSO (fF/μm)	CGDO (fF/μm)	CGBO (fF/μm)
nMOSFET	8.40	1.33	1.44	81.4
pMOSFET	8.25	1.49	1.64	65.2




Fig. 8. Input power spectral density  $S_{VG}(f)$  for n- and pMOSFETs.

The authors would like to acknowledge Europractice for providing free access to UMC 180nm CMOS silicon and all corresponding libraries and PDKs for the EKV2.6 test chip design and manufacturing.

M. A. Pavanello and M. de Souza thank the financial support of Brazilian funding agency CNPq.

## REFERENCES

- [1] H. J. Oguey, S. Cserveny, "Modèle du transistor MOS valable dans un grand domaine de courants", Bull. SEW VSE, Feb. 1982.
- [2] H. J. Oguey, S. Cserveny, "MOS modelling at low current density", Summer Course on Process and Device Modelling, ESAT Leuven-Heverlee, Belgium, June 1983.
- [3] S. Cserveny, "Closed form expression MOS transistor model for analog circuit simulations" in E. Vittoz, E. Dijkstra, D. Shields (Eds.), "Low power design – a collection of CSEM papers", Electronic Design Magazine Books Div., 1995.
- [4] C. Enz, F. Krummenacher, E. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications", Analog Integrated Circuits and Signal Processing, pp. 83-114, July 1995.
- [5] M. Bucher, C. Lallement, C. Enz, F. Théodoloz, F. Krummenacher, "The EPFL-EKV MOSFET model equations for simulation, Version 2.6", Technical Report, Electronics Laboratory, EPFL, June 1997. [Available Online:] [https://ekv.epfl.ch/wp-content/uploads/2019/02/ekv\\_v262.pdf](https://ekv.epfl.ch/wp-content/uploads/2019/02/ekv_v262.pdf)
- [6] M. Bucher, "Analytical MOS transistor modelling for analog circuit simulation", Ph.D. Thesis No. 2114 (1999), Swiss Federal Institute of Technology, Lausanne (EPFL).
- [7] M. Bucher, C. Lallement, C. Enz, F. Théodoloz, F. Krummenacher, "Scalable GM/1 based MOSFET model", Int. Semiconductor Device Research Symposium (ISDRS), pp. 615-618, Charlottesville, VA, USA, Dec. 10-13, 1997.
- [8] M. Bucher, C. Lallement, C. Enz, "An efficient parameter extraction methodology for the EKV MOST model", IEEE Int. Conf. on Microelectronic Test Structures (ICMETS), pp.145-50, 1996.
- [9] A. Antonopoulos, M. Bucher, K. Papathanasiou, N. Mavredakis, N. Makris, et al., "CMOS small-signal and thermal noise modeling at high frequencies", IEEE Trans. Electron Devices, vol. 60, no. 11, pp. 3726-3733, Nov. 2013.
- [10] L. Lemaitre, C. McAndrew, S. Hamm, "ADMS – automatic device model synthesizer", CICC 2002, Florida, USA. 2. Verilog-AMS Language Reference Manual, Open Verilog Int., 1999
- [11] C. Lallement et al., High Level Description of Thermodynamical Effects in the EKV 2.6 Most Model, Proc. 9th Int. Conf. on Mixed-Signal Design (MIXDES), Wrocław, Poland, June 2002.
- [12] M. E. Brinson, S. Jahn, "Qucs: A GPL software package for circuit simulation, compact device modelling and circuit macromodelling from DC to RF and beyond", Int. J. Numerical Modelling, 2009; Vol. 22, pp. 297–319

tasks across different simulation platforms and operating systems. Comparisons between the different implementations are straightforward. Similarly, software bug fixes found in one implementation can be easily propagated to other implementations. The procedure briefly described above was used for implementation of the EKV2.6 model in the Qucs program [12], which is a very efficient circuit simulation and modeling tool.

## A. Example EKV2.6 simulation data

To demonstrate the performance of the FOSS EKV2.6 compact MOS model a series of test simulations based on the fundamental long channel MOS device were undertaken, using typical extracted parameter data. Illustrated in Fig. 9,10 are a set of long channel nMOS simulation data obtained using Qucs and a typical set of extracted EKV2.6 parameters.

## SUMMARY

The paper presents joint efforts of a number compact modeling groups, which is aimed at providing the Verilog-A code of the EKV2.6 model of the MOS transistors, and distribute/share it with the FOSS CAD/EDA community to support EKV as the Standard Model for ultra low power analog/RF IC design applications.

In order to demonstrate this state-of-the art compact modeling approach consisting in Verilog-A coding and synthesis, we have presented implementation of the EKV2.6 model in the Qucs simulation program, which is the widely recognized simulation and modeling FOSS EDA tool. In order to enable a reliable use of Qucs with the the EKV2.6 model calibrated for the deeply-submicrometer CMOS process. the DC, AC, noise parameters of the EKV2.6 model have been extracted for UMC 180nm CMOS process. The resulting model characteristics remain in a good agreement with the measurement data. This illustrates the efficiency and flexibility of the EKV model.




Fig. 9. Qucs EKV2.6 nMOS long channel output characteristic

Fig. 10. Qucs EKV2.6 nMOS long channel pinch-off voltage simulation