Summary
|
For Full-Text PDF, please login, if you are a member of IEICE, or go to Pay Per View on menu list, if you are a nonmember of IEICE. |
|
Realization of Autonomous Clock Synchronization for Power Packet Dispatching Yanzi ZHOU Ryo TAKAHASHI Takashi HIKIHARA Publication IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Vol.E98-A No.2 pp.749-753 Publication Date: 2015/02/01 Online ISSN: 1745-1337 DOI: 10.1587/transfun.E98.A.749 Type of Manuscript: LETTER Category: Systems and Control Keyword: system modeling, CPPLL, clock synchronization, power packet, Full Text: PDF(747.3KB)>>
Summary: In this letter, we establish a model of a digital clock synchronization method for power packet dispatching. The first-order control is carried out to a specified model to achieve the clock synchronization. From the experimental results, it is confirmed that power packets were recognized under autonomous synchronization. | ||||||||||
| ||||||||||