Article

Free access

Pre-placement of VLSI blocks through learning neural networks

Authors:

L. RaffoAuthors Info & Claims

EURO-DAC '90: Proceedings of the conference on European design automation

Pages 650 - 654

Published: 12 March 1990 Publication History

PDF eReader

Abstract

This paper presents a new neural network approach to the pre-placement of VLSI blocks. Our innovation consists in considering the pre-placement problem as a classification problem, and in implementing a neural network learning algorithm, derived from Kohonen maps, to accomplish this task. The neural network has been simulated and the results have been compared with those obtained from a classical min-cut algorithm. The comparison shows as our technique offers comparable quality of solutions, but presents a more favourable computational complexity.

References

[1]

A. Sangiovanni-Vincentelli, "Automatic Layout of Integrated Circuits", in Design System for VLSI Circuits, M. Nijhoff Publs., 1987.

Google Scholar

[2]

B. W. Kernighan, S. Lin, "An efficient heuristic procedure for partitioning graphs", Bell Sysyem Technical Journal, vol. 49, pp. 291--307, Feb. 1970.

Crossref

Google Scholar

[3]

M. Breuer, "Min-cut Placement", J. Des. Automat. Fault Tolerant Comput., pp. 343--362, Oct. 1977.

Google Scholar

[4]

D. E. Rumelhart, G. Hinton, R. Williams, "Parallel Distributed Processing (Chap.8)", MIT Press, Cambridge, MA, 1986.

Digital Library

Google Scholar

[5]

R. P. Lippmann, "An Introduction to Computing with Neural Nets", IEEE ASSP Magazine, Vol. 4, pp. 4--22, 1987.

Crossref

Google Scholar

[6]

S. Grossberg, "Nonlinear Neural Networks: Principles, Mechanisms, and Architectures", Neural Networks, Vol. 1--1, pp. 17--61, 1988.

Crossref

Google Scholar

[7]

T. Kohonen, Self-Organization and associative memory (2nd Edition), Springer-Verlag, Berlin, 1988.

Digital Library

Google Scholar

[8]

J. J. Hopfield, D. W. Tank, "Neural Computation of Decisions in Optimization Problems", Biol. Cybern., Vol. 52, pp. 141--152, 1985.

Crossref

Google Scholar

[9]

D. D. Caviglia, G. M. Bisio, F. Curatelli, L. Raffo, L. Giovannacci, "Neural Algorithms for Cell Placement in VLSI design", Proc. IJCNN, pp. I/573-580, Washington D.C., June 1989.

Google Scholar

[10]

J. S. Yih, P. Mazumder, "A Neural Network Design for Circuit Partitioning", Proc. 26th DAC, pp. 406--411, Las Vegas, June 1989.

Digital Library

Google Scholar

[11]

P. Peretto, "On the Dynamics of Memorization Processes", Neural Networks, Vol. 1--4, pp. 309--322, 1988.

Crossref

Google Scholar

[12]

H. Ritter, K. Schulten, "Convergence properties of Kohonen's topology conserving maps: fluctuations, stability and dimension selection", Biological Cybernetics, 60, pp. 59--71, 1988.

Digital Library

Google Scholar

Pre-placement of VLSI blocks through learning neural networks

Recommendations

Routability-Driven Blockage-Aware Macro Placement
DAC '14: Proceedings of the 51st Annual Design Automation Conference

We present a new floorplan representation, called circular-packing trees (CP-trees), for the problem of macro placement. Our CP-trees can flexibly pack movable macros toward corners or pre-placed macros along chip boundaries circularly to optimize macro ...
Routability-driven placement for hierarchical mixed-size circuit designs
DAC '13: Proceedings of the 50th Annual Design Automation Conference

A wirelength-driven placer without considering routability could introduce irresolvable routing-congested placements. Therefore, it is desirable to develop an effective routability-driven placer for modern mixed-size designs employing hierarchical ...
Combinatorial techniques for mixed-size placement

While recent literature on circuit layout addresses large-scale standard-cell placement, the authors typically assume that all macros are fixed. Floorplanning techniques are very good at handling macros, but do not scale to hundreds of thousands of ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

EURO-DAC '90: Proceedings of the conference on European design automation

March 1990

659 pages

ISBN:0818620242

General Chair:
Gordon Adshead
ICL, Manchester, UK
,
Program Chair:
Jochen Jess
Eindhoven University of Technology, Eindhoven, The Netherlands

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 12 March 1990

Check for updates

Author Tags

Qualifiers

Article

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

0
Total Citations
101
Total Downloads

Downloads (Last 12 months)8
Downloads (Last 6 weeks)3

Reflects downloads up to 28 Sep 2024

Other Metrics

View Author Metrics

Citations

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Recommendations

Routability-Driven Blockage-Aware Macro Placement

Routability-driven placement for hierarchical mixed-size circuit designs

Combinatorial techniques for mixed-size placement