Cited By
View all- Smith K(1981)The Prospects for Multivalued LogicIEEE Transactions on Computers10.1109/TC.1981.167586030:9(619-634)Online publication date: 1-Sep-1981
A tri-state logic family
Abstract
A philosophy for implementation of three-value logic is introduced utilizing the tri-state concept found in conventional T2L buffers. By utilizing the high impedance state as a distinct logic input as well as output, a three-valued logic family can be constructed. Circuits that realize one functionally complete set of three-valued functions are described. The circuits are basically T2L in nature, and retain many of the desirable properties of that family. One supply is required, and no level conversion circuitry is necessary to interface between the tri-state circuits and conventional binary T2L.
References
[1]
Allen, C. M. and D. D. Givone, "A Minimization Technique for Multiple-Valued Logic Synthesis," IEEE Trans. Computers, Vol. C-17, pp. 182-189, Feb. 1968.
[2]
Birk, J. E. and D. E. Farmer, "Design of Multi-Valued Combinational Switching Circuits Using Principally Binary Components," 1974 Int. Symp. on Multiple Value Logic, Morgantown, West Virginia.
[3]
Birk, J. E. and D. E. Farmer, "An Algebraic Method for Designing Multi-Valued Logic Circuit Using Principally Binary Components," IEEE Trans Computers, Vol. C-24, pp. 1101&equil;1104, Nov. 1975
[4]
Druzeta, A., K. C. Smith and Z. E. Vranesic, "Electronic Implementation of Multi-Valued Log Networks," 1974 Int. Symp. on Multiple Value Logic, Morgantown, West Virginia.
[5]
Etiemble, D. and M. Israel, "Implementation of Ternary Circuits with Binary Integrated Circuits," 1977 Int. Symp. on Multiple Value Logic, Charlotte, N.C.
[6]
Etiemble, D. and M. Israel, "A New Concept for Ternary Logic Elements," 1974 Int. Symp. on Multiple Value Logic, Morgantown, West Virginia.
[7]
Etiemble, D. and M. Israel, "TTL Circuits for Multi-Valued Boolean Algebras," 1977 Int. Symp. on Multiple Value Logic, Charlotte, N.C.
[8]
Irving, T. A., H. T. Nagle and S. G. Shiva, "Flip-Flops for Multiple Valued Logic," IEEE Trans. Computers, Vol. C-25, pp. 237-240, March, 1976.
[9]
Jordon, F. B. and H. T. Mouftah, "Integrated Circuits for Ternary Logic," 1974 Int. Symp. on Multiple Valued Logic, Morgantown, West Virginia.
[10]
Mouftah, H. T., "A Study of Implementation of Three Valued Logic," 1976 Int. Symp. on Multiple Value Logic, Logan, Utah.
Index Terms
- A tri-state logic family
Recommendations
Low-power tri-state buffer in MOS current mode logic
In this paper, a low-power tri-state buffer in MOS current mode logic (MCML) is proposed. It offers power saving by reducing the overall current flow in the circuit during the high-impedance state. The proposed MCML tri-state buffer is simulated in ...
Logic Networks of Carry-Save Adders
logic networks of carry-save adders such as high-speed multipliers, multioperand adders, and double-rail input parallel adders are designed based on the parallel adders with a minimum number of NOR gates discussed in [1]. After a discussion of the ...
Multiple-Valued Logic Charge-Coupled Devices
A new method to implement multiple-valued logic in large scale integrated circuits is introduced. The data are represented by discrete amounts of charge in a charge-coupled device. In this paper the design principles and realizations in four-valued ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
January 1978
298 pages
Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE: Institute of Electrical and Electronics Engineers
Publisher
IEEE Computer Society Press
Washington, DC, United States
Publication History
Published: 01 January 1978
Check for updates
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 449Total Downloads
- Downloads (Last 12 months)55
- Downloads (Last 6 weeks)5
Reflects downloads up to 07 Dec 2024
Other Metrics
Citations
Cited By
View all- Smith K(1981)The Prospects for Multivalued LogicIEEE Transactions on Computers10.1109/TC.1981.167586030:9(619-634)Online publication date: 1-Sep-1981
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in