Testing WiNoC-enabled multicore chips with BIST for wireless interconnects
Article No.: 4, Pages 1 - 8
Abstract
Complex multicore Systems-on-Chips (SoCs) require large testing time and consume high amounts of power during post manufacturing test. With the advent of Network-on-Chip (NoC) based interconnections, the NoC has been envisioned to be reused as the Test Access Mechanism (TAM) to reduce hardware overheads for testing. Therefore, testing the TAM is critical as it provides the interconnection backbone for such chips and detecting a fault in the TAM can flag a faulty SoC early in the testing process. However, multi-hop data transfer over traditional NoCs can result in slow test times especially, for large multicore SoCs. In recent years, conventional NoC fabrics augmented with wireless transceivers to form Wireless NoCs (WiNoCs) have improved message latency and energy consumption in on-chip data transfer. Therefore, in this paper we propose to augment NoC-based TAMs with wireless interfaces to form a WiNoC based TAM (WiTAM) providing single-hop test delivery paths in the NoC. As the wireless transceivers themselves can be faulty, we propose a novel fault model and Built-In-Self-Test (BIST) based test methodology for the wireless interconnects. We present a model to estimate the test time and evaluate the testing time and power of the WiTAM. We demonstrate that the WiTAM can reduce the test time as well as the energy-delay product of testing of the WiNoC. Moreover, we show that test time for testing cores of a multicore SoC with WiTAM can also be reduced compared to a wired NoC.
References
[1]
A. Ripp et al., "DATE 2006 Special Session: DFM/DFY Design for Manufacturability and Yield - influence of process variations in digital, analog and mixed-signal circuit design," in Proc. of DATE, Munich, 2006, pp. 1--6.
[2]
L. Benini and G. D. Micheli, "Networks on chips: A new SoC paradigm," IEEE Comput., vol. 35, no. 1, pp. 70--78, Jan. 2002.
[3]
M. Richter and K. Chakrabarty, "Test Pin Count Reduction for NOC Based Test Delivery in Multicore SOCs," in Proc. DATE, Mar. 2012, pp. 787--792.
[4]
J. Lin, et al., "Communication using antennas fabricated in silicon integrated circuits," in IEEE J. Solid-State Circuits, vol. 42, no. 8, pp. 1678--1687, Aug. 2007.
[5]
K. Chang, et al., "Performance evaluation and design trade-offs for wireless network-on-chip architectures," J. Emerg. Technol. Comput. Syst., vol. 8, no. 3, pp. 23:1--23:25, Aug. 2012.
[6]
S. Deb, A. Ganguly, P. P. Pande, B. Belzer, and D. Heo, "Wireless NoC as interconnection backbone for multicore chips: Promises and challenges," IEEE J. Emerging Select. Top. Circuits Syst., vol. 2, no. 2, pp. 228--239, 2012.
[7]
B. Vermeulen, J. Dielissen, K. Goossens, C. Ciordas, "Bringing communications networks on a chip: test and verification implications," IEEE Communications Magazine, Vol. 41, Issue 9, sept. 2003, pp. 74--81.
[8]
C. Grecu, P. Pande, A. Ivanov and R. Saleh, "BIST for network-on-chip interconnect infrastructures," IEEE VLSI Test Symposium, Berkeley, CA, 2006, pp. 6 pp.-35.
[9]
C. Grecu, A. Ivanov, R. Saleh and P. P. Pande, "Testing Network-on-Chip Communication Fabrics," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 12, pp. 2201--2214, Dec. 2007.
[10]
M. Hosseinabady, A. Dalirsani and Z. Navabi, "Using the Inter- and Intra-Switch Regularity in NoC Switch Testing," 2007 Design, Automation & Test in Europe Conference & Exhibition, Nice, 2007, pp. 1--6.
[11]
D. Zhao, S. Upadhyaya and M. Margala, "Design of a wireless test control network with radio-on-chip technology for nanometer system-on-a-chip," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 7, pp. 1411--1418, July 2006.
[12]
D. Zhao and Y. Wang, "MTNET: Design and Optimization of a Wireless SOC Test Framework," 2006 IEEE International SOC Conference, Taipei, 2006, pp. 239--242.
[13]
M. S. Shamim, N. Mansoor, R. S. Narde, V. Kothandapani, A. Ganguly and J. Venkataraman, "A Wireless Interconnection Framework for Seamless Inter and Intra-Chip Communication in Multichip Systems," in IEEE Transactions on Computers, vol. 66, no. 3, pp. 389--402, 2017.
[14]
X. Yu, S. P. Sah, H. Rashtian, S. Mirabbasi, P. P. Pande and D. Heo. 2014. A 1.2-pJ/bit 16-Gb/s 60-GHz OOK Transmitter in 65-nm CMOS for Wireless Network-On-Chip. IEEE Transactions on Microwave Theory and Techniques, (Oct. 2014), 62, 10, pp. 2357--2369.
[15]
X. Yu, H. Rashtian, S. Mirabbasi, P. P. Pande and D. Heo. 2015. An 18.7-Gb/s 60-GHz OOK Demodulator in 65-nm CMOS for Wireless Network-on-Chip. IEEE Transactions on Circuits and Systems I: Regular Papers, (March 2015), 62, 3, pp. 799--806.
[16]
Duato, J.; Yalamanchili, S.; Ni, L. Interconnection Networks, 1st ed.; Morgan Kaufmann: Burlington, MA, USA, 2002.
[17]
F. Y. Chang, R. S. Tsay and W. K. Mak, "How to consider shorts and guarantee yield rate improvement for redundant wire insertion," 2009 IEEE/ACM International Conference on Computer-Aided Design -Digest of Technical Papers, San Jose, CA, 2009, pp. 33--38.
[18]
C. Stroud, J. Morton, T. Islam and H. Alassaly, "A mixed-signal built-in self-test approach for analog circuits," Southwest Symposium on Mixed-Signal Design, 2003., 2003, pp. 196--201.
[19]
F. T. Gebreyohannes, A. Frappé and A. Kaiser, "Semi-digital FIR DAC for low power single carrier IEEE 802.11ad 60GHz transmitter," IEEE 13th International New Circuits and Systems Conference (NEWCAS), Grenoble, 2015, pp. 1--4.
[20]
A. J. van de Goor, I. Schanstra and Y. Zorian. 1995. Functional test for shifting-type FIFOs. In Proceedings the European Design and Test Conference. ED&TC, Paris, (1995), pp. 133--138.
[21]
M. Cuviello, S. Dey, X. Bai, and Y. Zhao. 1999. Fault modeling and simulation for crosstalk in system-on-chip interconnects. In Proceeding of IEEE Int. Conf. Comput.-Aided Des. 1999, San Jose, CA, pp. 297--303.
[22]
D. Xiang, K. Chakrabarty and H. Fujiwara. 2016 A unified test and fault-tolerant multicast solution for network-on-chip designs. In Proceeding of IEEE International Test Conference (ITC), Fort Worth, TX, pp.1--9
[23]
M. Yuan, W. Fu, T. Chen and M. Wu, "An Exploration on Quantity and Layout of Wireless Nodes for Hybrid Wireless Network-on-Chip," 2014 IEEE Intl Conf on High Performance Computing and Communications, 2014 IEEE 6th Intl Symp on Cyberspace Safety and Security, 2014 IEEE 11th Intl Conf on Embedded Software and Syst (HPCC,CSS,ICESS), Paris, 2014, pp. 100--107.
[24]
S. Deb et al., "Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects," in IEEE Transactions on Computers, vol. 62, no. 12, pp. 2382--2396, Dec. 2013.
- Testing WiNoC-enabled multicore chips with BIST for wireless interconnects
Recommendations
Memory Built-in Self Test in Multicore Chips with Mesh-Based Networks
Using a packet-based built-in self test for RAM cores in mesh-based networks on chip (NoC) can reduce the BIST circuit's area cost. The proposed scheme reuses the NoC to transport test patterns to RAM such that routing doesn't limit the number of RAM ...
Surface wave communication system for on-chip and off-chip interconnects
NoCArc '12: Proceedings of the Fifth International Workshop on Network on Chip ArchitecturesNetwork-on-chip (NoC) is a communication paradigm that has emerged to tackle different on-chip challenges and satisfy different demands in terms of high performance and economical interconnect implementation. However, merely metal based interconnect ...
An Interconnection Architecture for Seamless Inter and Intra-Chip Communication Using Wireless Links
NOCS '15: Proceedings of the 9th International Symposium on Networks-on-ChipWith increase in complexity of multicore chips, efficiency of data transfer between cores of a chip is becoming increasingly challenging. Several novel on-chip network architectures are proposed to improve the design flexibility and communication ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
October 2018
182 pages
ISBN:9781538648933
- General Chairs:
- Zhonghai Lu,
- Sriram Vangal,
- Program Chairs:
- Jiang Xu,
- Paul Bogdan
Sponsors
In-Cooperation
- IEEE-CAS: Circuits & Systems
Publisher
IEEE Press
Publication History
Published: 04 October 2018
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
Acceptance Rates
Overall Acceptance Rate 14 of 44 submissions, 32%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 39Total Downloads
- Downloads (Last 12 months)4
- Downloads (Last 6 weeks)0
Reflects downloads up to 14 Nov 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in