Sensitized path PUF: a lightweight embedded physical unclonable function
Abstract
Physical unclonable functions (PUFs) can be used for a number of security applications, including secure on-chip generation of secret keys. We introduce an embedded PUF concept called sensitized path PUF (SP-PUF) that is based on extracting entropy out of inherent timing variability of modules already present in the circuit. The new PUF sensitizes paths of nearly identical lengths and generates response bits by racing transitions through different paths against each other. SP-PUF has lower area overhead and higher speed than earlier embedded PUFs and requires no helper data stored in non-volatile memory beyond standard error-correction information for fuzzy extraction. Compared with standalone PUFs, the new solution intrinsically and inseparably intertwines PUF behavior with functional circuitry, thus complicating invasive attacks or simplifying their detection.
We present a systematic design flow to turn an arbitrary (sufficiently complex) circuit into an SP-PUF. The flow leverages state-of-the-art sensitization algorithms, formal filtering based on statistical analysis, and MaxSAT-based optimization of SP-PUF's area overhead. Experiments show that SP-PUF extracts 256-bit keys with perfect reliability and nearly perfect uniqueness after fuzzy extraction for the majority of standard benchmark circuits.
References
[1]
G. E. Suh and S. Devadas, "Physical unclonable functions for device authentication and secret key generation," in DAC, 2007, pp. 9--14.
[2]
R. Maes and I. Verbauwhede, "Physically unclonable functions: A study on the state of the art and future research directions," in Towards Hardware-Intrinsic Security. Springer, 2010, pp. 3--37.
[3]
U. Rührmair, S. Devadas, and F. Koushanfar, "Security based on physical unclonability and disorder," in Introduction to Hardware Security and Trust, M. Tehranipoor and C. Wang, Eds. Springer, 2012, pp. 65--102.
[4]
U. Rührmair et al., "Modeling attacks on physical unclonable functions," in ACM Conf. on Computer and Comm. Security, 2010, pp. 237--249.
[5]
U. Rührmair and D. E. Holcomb, "Pufs at a glance," in DATE, March 2014, pp. 1--6.
[6]
R. Maes, Physically Unclonable Functions - Constructions, Properties and Applications. Springer, 2013.
[7]
J. Guajardo, S. S. Kumar, G. J. Schrijen, and P. Tuyls, "FPGA intrinsic PUFs and their use for IP protection," in CHES, 2007, pp. 63--80.
[8]
D. E. Holcomb, W. P. Burleson, and K. Fu, "Power-up SRAM state as an identifying fingerprint and source of true random numbers," IEEE Trans. Computers, vol. 58, no. 9, pp. 1198--1210, 2009.
[9]
J. Li and J. Lach, "At-speed delay characterization for IC authentication and trojan horse detection," in HOST, 2008, pp. 8--14.
[10]
A. Vijayakumar and S. Kundu, "A novel modeling attack resistant PUF design based on non-linear voltage transfer characteristics," in Design, Automation & Test in Europe Conf., 2015, pp. 653--658.
[11]
J. Aarestad, P. Ortiz, D. Acharyya, and J. Plusquellic, "HELP: A hardware-embedded delay PUF," IEEE Design & Test, vol. 30, no. 2, pp. 17--25, 2013.
[12]
K. Shimizu, D. Suzuki, and T. Kasuya, "Glitch PUF: extracting information from usually unwanted glitches," IEICE Transactions, vol. 95-A, no. 1, pp. 223--233, 2012.
[13]
S. Tajik et al., "Physical characterization of arbiter PUFs," in CHES, 2014, pp. 493--509.
[14]
A. Aysu et al., "A design method for remote integrity checking of complex PCBs," in DATE, 2016, pp. 1517--1522.
[15]
R. Maes, A. V. Herrewege, and I. Verbauwhede, "PUFKY: A fully functional PUF-based cryptographic key generator," in CHES, 2012, pp. 302--319.
[16]
D. Lim et al., "Extracting secret keys from integrated circuits," IEEE Trans. VLSI Syst., vol. 13, no. 10, pp. 1200--1205, 2005.
[17]
R. Pappu, B. Recht, J. Taylor, and N. Gershenfeld, "Physical one-way functions," Science, vol. 297, no. 5589, pp. 2026--2030, 2002.
[18]
J. Aarestad, J. Plusquellic, and D. Acharyya, "Error-tolerant bit generation techniques for use with a hardware-embedded path delay PUF," in HOST, 2013, pp. 151--158.
[19]
F. Saqib, M. Areno, J. Aarestad, and J. F. Plusquellic, "ASIC implementation of a hardware-embedded physical unclonable function," IET Computers & Digital Techniques, vol. 8, no. 6, pp. 288--299, 2014.
[20]
C. Bösch, J. Guajardo, A.-R. Sadeghi, J. Shokrollahi, and P. Tuyls, Efficient Helper Data Key Extractor on FPGAs. Berlin, Heidelberg: Springer Berlin Heidelberg, 2008, pp. 181--197.
[21]
M. Sauer, B. Becker, and I. Polian, "PHAETON: A SAT-based framework for timing-aware path sensitization," IEEE Trans. Computers, vol. 65, no. 6, pp. 1869--1881, 2016.
[22]
M. Sauer et al., "Efficient SAT-based dynamic compaction and relaxation for longest sensitizable paths," in DATE, 2013, pp. 448--453.
[23]
L. Feiten, M. Sauer, and B. Becker, "On metrics to quantify the inter-device uniqueness of PUFs," 2016, https://eprint.iacr.org/2016/320.
[24]
A. Maiti, J. Casarona, L. McHale, and P. Schaumont, "A large scale characterization of RO-PUF," in HOST, 2010, pp. 94--99.
[25]
S. Reimer, M. Sauer, T. Schubert, and B. Becker, "Incremental encoding and solving of cardinality constraints," in ATVA, 2014, pp. 297--313.
[26]
S. Wei, S. Meguerdichian, and M. Potkonjak, "Gate-level characterization: foundations and hardware security applications," in DAC, 2010, pp. 222--227.
[27]
B. Yang, K. Wu, and R. Karri, "Secure scan: A design-for-test architecture for crypto chips," IEEE Trans. on CAD, vol. 25, no. 10, pp. 2287--2293, 2006.
[28]
R. Baranowski, M. A. Kochte, and H. Wunderlich, "Fine-grained access management in reconfigurable scan networks," IEEE Trans. on CAD, vol. 34, no. 6, pp. 937--946, 2015.
[29]
J. Rajski et al., "Embedded deterministic test," IEEE Trans. on CAD, vol. 23, no. 5, pp. 776--792, 2004.
Recommendations
DA PUF: dual-state analog PUF
DAC '22: Proceedings of the 59th ACM/IEEE Design Automation ConferencePhysical unclonable function (PUF) is a promising lightweight hardware security primitive that exploits process variations during chip fabrication for applications such as key generation and device authentication. Reliability of the PUF information plays ...
ARO-PUF: an aging-resistant ring oscillator PUF design
DATE '14: Proceedings of the conference on Design, Automation & Test in EuropePhysically Unclonable Functions (PUFs) have emerged as a security block with the potential to generate chip-specific identifiers and cryptographic keys. However it has been shown that the stability of these identifiers and keys is heavily impacted by ...
ANV-PUF: Machine-Learning-Resilient NVM-Based Arbiter PUF
Special Issue ESWEEK 2023Physical Unclonable Functions (PUFs) have been widely considered an attractive security primitive. They use the deviations in the fabrication process to have unique responses from each device. Due to their nature, they serve as a DNA-like identity of the ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
March 2017
1814 pages
Publisher
European Design and Automation Association
Leuven, Belgium
Publication History
Published: 27 March 2017
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 74Total Downloads
- Downloads (Last 12 months)35
- Downloads (Last 6 weeks)6
Reflects downloads up to 27 Nov 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in