Nothing Special   »   [go: up one dir, main page]

skip to main content
10.5555/368058.368113acmconferencesArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
Article
Free access

High speed neural network chip for trigger purposes in high energy physics

Published: 23 February 1998 Publication History

Abstract

A novel neural chip SAND (Simple Applicable Neural Device) is described. It is highly usable for hardware triggers in particle physics. The chip is optimized for a high input data rate (50 MHz, 16 bit data) at a very low cost basis. The performance of a single SAND chip is 200 MOPS due to four parallel 16 bit multipliers and 40 bit adders working in one clock cycle. The chip is able to implement feedforward neural networks with a maximum of 512 input neurons and three hidden layers. Kohonen feature maps and radial basis function networks may be also calculated. Four chips will be implemented on a PCI-board for simulation and on a VME board for trigger and on- and off-line analysis.

References

[1]
U. Ramacher et al., "Design of a First Generation Neurocomputer", in VLSI-Design of Neural Networks, eds. U. Ramacher and U. R~ckert, Kluwer Academic Publishers, 1991
[2]
D. Goldnez et al., Proceedings of 4th International Work-shop on software Engineering, Artificial Intelligence and Expert Systems for High Energy and Nuclear Physics, April 3 - 8, 1995, Pisa, Italy, pp.333- 340
[3]
Adaptive Solutions, CNAPS product Information, 1995
[4]
C. Baldanza et al., NIM A 376 (1996) 411 and NIM A 373(1996) 261
[5]
P.Cennini et al., NIM A 356 (1995) 507
[6]
C.S. Lindsey and B. Denby : "A study of the Intel ETANN VLSI Neural Network for an Electron Isolation Trigger", 1992, internal CDF Note - CDF/DOC/CDF-/ Public/1850
[7]
C. Kiesling et al.: "A level-2 Neural Network Trigger for the H1 Experiment at HERA", KHEP 1994
[8]
T.Fischer, H.Gemmeke, W.Eppler, A.Menchikov, S.Neusser: "Novel digital hardware for trigger applications in particle physics" in Proc. of 2nd Workshop on Electronics for LHC Experiments, Balatonf~red, Hungary 1996
[9]
Front Panel Data Port Specification (VITA 17 199x)
[10]
Siemens Corp., "Neurocomputers and Tools", SYNAPSE 2-Homepage at http://www.snat.de"

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
DATE '98: Proceedings of the conference on Design, automation and test in Europe
February 1998
940 pages

Sponsors

Publisher

IEEE Computer Society

United States

Publication History

Published: 23 February 1998

Check for updates

Author Tags

  1. Hardware accelerator for neural networks
  2. High energy physics : trigger
  3. VME board with neural network chip SAND
  4. on- and off-line analysis

Qualifiers

  • Article

Conference

DATE98
Sponsor:
DATE98: Design, Automation & Test in Europe
February 23 - 26, 1998
Le Palais des Congrés de Paris, France

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25
Design, Automation and Test in Europe
March 31 - April 2, 2025
Lyon , France

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 283
    Total Downloads
  • Downloads (Last 12 months)20
  • Downloads (Last 6 weeks)5
Reflects downloads up to 14 Dec 2024

Other Metrics

Citations

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media