Article

On the test of microprocessor IP cores

Authors:

F. Corno,

M. Sonza Reorda,

G. Squillero,

M. ViolanteAuthors Info & Claims

DATE '01: Proceedings of the conference on Design, automation and test in Europe

Pages 209 - 213

Published: 13 March 2001 Publication History

Get Access

References

[1]

S.Thatte,J.Abraham,"TestGeneration for Microprocessors", IEEE Trans. on Computers, Vol. C-29, June 1980, pp. 429-441

Google Scholar

[2]

L. Chen, S. Dey, "DEFUSE: A Deterministic Functional Self-Test Methodology for Processors", IEEE VLSI Test Symposium, 2000, pp. 255-262

Digital Library

Google Scholar

[3]

K. Batcher, C. Papachristou, "Instruction Randomization Self Test For Processor Cores", Proc. IEEE VLSI Test Symposium, 1999, pp. 34-40

Digital Library

Google Scholar

[4]

C.A. Papachristou, F. Martin, M. Nourani, "Microprocessor Based Testing for Core-Based System on Chip,"ACM/IEEE Design Automation Conf., 1999, pp. 586-591

Digital Library

Google Scholar

[5]

T.M. Niermann, W.-T. Cheng, J.H. Patel, "PROOFS: A Fast, Memory-Efficient Sequential Circuit Fault Simulator," IEEE Trans. on CAD/ICAS, Vol. 11, No. 2, February 1992, pp. 198-207

Digital Library

Google Scholar

[6]

J. Shen, J. Abraham, D. Baker, T. Hurson, M. Kinkade, "Functional verification of the Equator MAP1000 microprocessor," Proceedings 36 th Design Automation Conference, 1999, pp. 169 -174

Digital Library

Google Scholar

[7]

N. Utamaphethai, R.D. Blanton and J.P. Shen, "Superscalar Processor Validation at the Microarchitecture Level," 12 th IEEE International Conference on VLSI Design, 1999, pp. 300-305

Digital Library

Google Scholar

Cited By

View all

Sanchez ESquillero GTonda A(2011)Evolution of test programs exploiting a FSM processor modelProceedings of the 2011 international conference on Applications of evolutionary computation - Volume Part II10.5555/2008445.2008465(162-171)Online publication date: 27-Apr-2011
https://dl.acm.org/doi/10.5555/2008445.2008465
Apostolakis AGizopoulos DPsarakis MPaschalis ASciuto D(2008)Functional self-testing for bus-based symmetric multiprocessorsProceedings of the conference on Design, automation and test in Europe10.1145/1403375.1403690(1304-1309)Online publication date: 10-Mar-2008
https://dl.acm.org/doi/10.1145/1403375.1403690
Lu TChen CLee KWainwright RHaddad H(2008)A hybrid software-based self-testing methodology for embedded processorProceedings of the 2008 ACM symposium on Applied computing10.1145/1363686.1364043(1528-1534)Online publication date: 16-Mar-2008
https://dl.acm.org/doi/10.1145/1363686.1364043
Show More Cited By

Index Terms

On the test of microprocessor IP cores

Recommendations

Automatic generation of test sets for SBST of microprocessor IP cores
SBCCI '05: Proceedings of the 18th annual symposium on Integrated circuits and system design

Higher integration densities, smaller feature lengths, and other technology advances, as well as architectural evolution, have made microprocessor cores exceptionally complex. Currently, Software-Based Self-Test (SBST) is becoming an attractive test ...
Test Program Synthesis for Path Delay Faults in Microprocessor Cores
ITC '00: Proceedings of the 2000 IEEE International Test Conference

This paper addresses the problem of testing path delayfaults in a microprocessor core using its instruction set. We propose to self-test a processor core by running an automatically synthesized test program which can achieve a high path delay fault ...
Instruction Randomization Self Test For Processor Cores
VTS '99: Proceedings of the 1999 17TH IEEE VLSI Test Symposium

Access to embedded processor cores for application of test has greatly complicated the testability of large systems on silicon. Scan based testing methods cannot be applied to processor cores which cannot be modified to meet the design requirements for ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DATE '01: Proceedings of the conference on Design, automation and test in Europe

March 2001

756 pages

ISBN:0769509932

Editors:
Wolfgang Nebel
Oldenburg Univ. and OFFIS, Germany
,
Ahmed Jerraya
TIMA, Grenoble, France

Publisher

IEEE Press

Publication History

Published: 13 March 2001

Check for updates

Qualifiers

Article

Conference

DATE01

Sponsor:

EDAA
IFIP WG 10.5
EDAC
SIGDA
IEEE-CS\TTTC
IEEE-CS\DATC
The Russian Academy of Sciences

DATE01: Design, Automation and Test in Europe

Munich, Germany

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25

Sponsor:
sigda

Design, Automation and Test in Europe

March 31 - April 2, 2025

Lyon , France

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

17
Total Citations
View Citations
224
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)0

Reflects downloads up to 21 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Sanchez ESquillero GTonda A(2011)Evolution of test programs exploiting a FSM processor modelProceedings of the 2011 international conference on Applications of evolutionary computation - Volume Part II10.5555/2008445.2008465(162-171)Online publication date: 27-Apr-2011
https://dl.acm.org/doi/10.5555/2008445.2008465
Apostolakis AGizopoulos DPsarakis MPaschalis ASciuto D(2008)Functional self-testing for bus-based symmetric multiprocessorsProceedings of the conference on Design, automation and test in Europe10.1145/1403375.1403690(1304-1309)Online publication date: 10-Mar-2008
https://dl.acm.org/doi/10.1145/1403375.1403690
Lu TChen CLee KWainwright RHaddad H(2008)A hybrid software-based self-testing methodology for embedded processorProceedings of the 2008 ACM symposium on Applied computing10.1145/1363686.1364043(1528-1534)Online publication date: 16-Mar-2008
https://dl.acm.org/doi/10.1145/1363686.1364043
Bolzani LSanchez EReorda MPetraglia APedroni VCauwenberghs G(2007)A software-based methodology for the generation of peripheral test sets based on high-level descriptionsProceedings of the 20th annual conference on Integrated circuits and systems design10.1145/1284480.1284571(348-353)Online publication date: 3-Sep-2007
https://dl.acm.org/doi/10.1145/1284480.1284571
Bolzani LSanchez ESchillaci MSquillero GLipson H(2007)Coupling EA and high-level metrics for the automatic generation of test blocks for peripheral coresProceedings of the 9th annual conference on Genetic and evolutionary computation10.1145/1276958.1277342(1912-1919)Online publication date: 7-Jul-2007
https://dl.acm.org/doi/10.1145/1276958.1277342
Zhou JWunderlich HGielen G(2006)Software-based self-test of processors under power constraintsProceedings of the conference on Design, automation and test in Europe: Proceedings10.5555/1131481.1131597(430-435)Online publication date: 6-Mar-2006
https://dl.acm.org/doi/10.5555/1131481.1131597
Schillaci MSánchez E(2006)A brief survey of μGPACM SIGEVOlution10.1145/1147192.11471951:2(17-21)Online publication date: 1-Jun-2006
https://dl.acm.org/doi/10.1145/1147192.1147195
Psarakis MGizopoulos DHatzimihail MPaschalis ARaghunathan ARavi SSentovich E(2006)Systematic software-based self-test for pipelined processorsProceedings of the 43rd annual Design Automation Conference10.1145/1146909.1147014(393-398)Online publication date: 24-Jul-2006
https://dl.acm.org/doi/10.1145/1146909.1147014
Sanchez EReorda MSquillero GViolante MGalup-Montoro CBampi SOrailoglu A(2005)Automatic generation of test sets for SBST of microprocessor IP coresProceedings of the 18th annual symposium on Integrated circuits and system design10.1145/1081081.1081105(74-79)Online publication date: 4-Sep-2005
https://dl.acm.org/doi/10.1145/1081081.1081105
Kranitis NPaschalis AGizopoulos DXenoulis G(2005)Software-Based Self-Testing of Embedded ProcessorsIEEE Transactions on Computers10.1109/TC.2005.6854:4(461-475)Online publication date: 1-Apr-2005
https://dl.acm.org/doi/10.1109/TC.2005.68
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Automatic generation of test sets for SBST of microprocessor IP cores

Test Program Synthesis for Path Delay Faults in Microprocessor Cores

Instruction Randomization Self Test For Processor Cores