Nothing Special   »   [go: up one dir, main page]

skip to main content
10.5555/224659.224709acmconferencesArticle/Chapter ViewAbstractPublication PagespactConference Proceedingsconference-collections
Article

Effects of data bundling in non-strict data structures

Published: 27 June 1995 Publication History

Abstract

No abstract available.

References

[1]
Arvind, R. S. Nikhil, and K. K. Pingali. I-Structures: Data Structures for Parallel Computing. ACM Transactions on Programming Languages and Systems, Vol. 11, No. 4, pp. 598--632, October 1989.]]
[2]
D. E. Culler, A. Sah, K. E. Schauser, T. von Eicken, and J. Wawrzynek. Fine-grain Parallelism with Minimal Hardware Support: A Compiler-Controlled Threaded Abstract Machine. In Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Systems, pp. 164--175, April 1991.]]
[3]
S. Ha, J. Kim, E. Rho, Y. Nah, S. Han, D. Hwang, H. Kim, and S. Cho. A Massively Parallel Multithreaded Architecture: DAVRID. In Proceedings of 1994 IEEE International Conference on Computer Design: VLSI in Computers & Processors, pp. 70--74, October 1994.]]
[4]
R. H. Halstead, Jr. and T. Fujita. MASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing. In Proceedings of the 15th Annual International Symposium on Computer Architecture, pp. 443--451, June 1988.]]
[5]
F. H. McMahon. The Livermore Fortran Kernels: a Computer Test of the Numerical Performance Range. Lawrence Livermore National Lab., UCRL-53745, UC Livermore, 1986.]]
[6]
W. A. Najjar, W. M. Miller, and A. P. W. Böhm. Data Driven Vector Execution. Technical Paper, Dept. of Computer Science, Colorado State University.]]
[7]
R. S. Nikhil. Id - Language Reference Manual(Version 90.1). MIT CSG Memo 284-2, July 1991.]]
[8]
R. S. Nikhil, G. M. Papadopoulos, and Arvind. *T: A Multithreaded Massively Parallel Architecture. In Proceedings of the 19th Annual International Symposium on Computer Architecture, pp. 156--167, May 1992.]]
[9]
E. H. Rho, S. H. Ha, S. Y. Han, H. H. Kim, and D. J. Hwang. Compilation of a Functional Language for the Multithreaded Architecture: DAVRID. In Proceedings of the 1994 International Conference on Parallel Processing, Vol. 2, pp. 239--242, August 1994.]]
[10]
S. Sakai, Y. Yamaguchi, and K. Hiraki. An Architecture of a Dataflow Single Chip Processor. In Proceedings of the 16th Annual International Symposium on Computer Architecture, pp. 46--53, May 1989.]]
[11]
K. E. Schauser. Compiling Lenient Languages for Parallel Asynchronous Execution. Ph.D. thesis, Computer Science Division, UC Berkeley, 1994.]]
[12]
K. R. Traub, D. E. Culler, and K. E. Schauser. Global Analysis for Partitioning Non-Strict Programs into Sequential Threads. Motorola Technical Report MCRCTR-26, April 1992.]]

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences
PACT '95: Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques
June 1995
324 pages
ISBN:0897917456

Sponsors

Publisher

IFIP Working Group on Algol

United Kingdom

Publication History

Published: 27 June 1995

Check for updates

Qualifiers

  • Article

Conference

PACT95
Sponsor:

Acceptance Rates

Overall Acceptance Rate 121 of 471 submissions, 26%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 0
    Total Downloads
  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 14 Dec 2024

Other Metrics

Citations

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media