Article

Free access

Scalable performance scheduling for hardware-software cosynthesis

Authors:

Th. Benner,

R. Ernst,

A. ÖsterlingAuthors Info & Claims

EURO-DAC '95/EURO-VHDL '95: Proceedings of the conference on European design automation

Pages 164 - 169

Published: 01 December 1995 Publication History

PDF eReader

References

[1]

E Chou, G. Borriello, Software Scheduling in the Co- Synthesis of Reactive Real-Time Systems, 31st Design Automation Conference, San Diego, CA, June 1994.

Digital Library

Google Scholar

[2]

E Chou, E.A. Walkup, G. Borriello, Scheduling for Reactive Real-Time Systems, IEEE Micro, pp. 37-47, August 1994.

Digital Library

Google Scholar

[3]

R. Ernst, Th. Benner, Communication, Constraints and User Directives in COSYMA, Technical Report CSY-94-2, Institut ffir Datenverarbeitungsanlagen, Technical University of Braunschweig, 1994.

Google Scholar

[4]

R. Ernst, J. Henkel and Th. Benner, Hardware- Software Co-Synthesis for Microcontrollers, IEEE Design & Test of Computers, pp. 64-75, Dec. 1993.

Digital Library

Google Scholar

[5]

R.K. Gupta, G. De Micheli, System-Level Synthesis Using Re-programmable Components, Proc. of EDAC'92, pp. 2-7, 1992.

Google Scholar

[6]

R.K. Gupta, G. De Micheli, Constrained Software Generation for Hardware-Software Systems, Third Int'l Workshop on Hardware/Software Codesign, Grenoble, Sep. 22-24, 1994.

Digital Library

Google Scholar

[7]

E.A. Lee, G.G. Messerschmitt, Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing, IEEE, Trans. on Computers, Jan 1987.

Digital Library

Google Scholar

[8]

C. Liu, J. Layland, Scheduling algorithm for multiprogramming in a hard-real-time environment, Journal of the ACM, 20, pp. 46-61, 1973.

Digital Library

Google Scholar

[9]

Motorola Inc., MC68332 User's Manual, Phoenix, Arizona, 1990.

Google Scholar

[10]

L. Sha, J.B. Goodenough, Real-Time Scheduling Theory in Ada, IEEE Computer, April 90, S.53-62.

Digital Library

Google Scholar

[11]

L. Sha, R. Rajkumar, J. E Lehoczky, Priority Inheritance Protocols: An Approcah to Real-Time Synchronization, IEEE Trans. on Computers, Vol. 39, No. 9, Sept. 1990.

Digital Library

Google Scholar

[12]

G. C. Sih, E. A. Lee, A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures, IEEE Trans. on Parallel and Distributed Systems, Vol. 4, No. 2, Febr. 1993.

Digital Library

Google Scholar

[13]

T. Teixeira, Static priority interrupt scheduling, Texas Conference on Computing Systems, pp. 5.13-5.18, Nov. 1978.

Google Scholar

[14]

F. Vahid, J. Gong, D.D. Gajski, A Binary-Constraint Search Algorithm for Minimizing Hardware during Hardware/Software Partitioning, Proc. of EURO- DAC 94, pp. 214-219.

Digital Library

Google Scholar

[15]

W. Ye, R. Ernst, Th. Benner, J. Henkel, Fast Timing Analysis for Hardware-Software Co-Synthesis, Proc. of ICCD 1993, Cambridge, pp. 452-457, 1993.

Google Scholar

Cited By

View all

Toporkov V(2002)Simultaneous Scheduling and Assignment of Processes as a Method of Optimization of Architectural Solutions of Computer SystemsAutomation and Remote Control10.1023/A:101372872937162:12(2027-2036)Online publication date: 17-Jan-2002
https://dl.acm.org/doi/10.1023/A%3A1013728729371
Chang JPedram M(1999)Codex-dpProceedings of the conference on Design, automation and test in Europe10.1145/307418.307566(114-es)Online publication date: 1-Jan-1999
https://dl.acm.org/doi/10.1145/307418.307566
Balboni AFornaciari WSciuto DVincenzi M(1996)The use of a virtual instruction set for the software synthesis of Hw/Sw embedded systemsProceedings of the 9th international symposium on System synthesis10.5555/524431.857936Online publication date: 6-Nov-1996
https://dl.acm.org/doi/10.5555/524431.857936
Show More Cited By

Index Terms

Scalable performance scheduling for hardware-software cosynthesis

Recommendations

Hardware/software partitioning and pipelined scheduling on runtime reconfigurable FPGAs

FPGAs are widely used in today's embedded systems design due to their low cost, high performance, and reconfigurability. Partially RunTime-Reconfigurable (PRTR) FPGAs, such as Virtex-2 Pro and Virtex-4 from Xilinx, allow part of the FPGA area to be ...
A prototyping system for verification and evaluation in hardware-software cosynthesis
RSP '95: Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping (RSP'95)

We present a system emulator for rapid prototyping of small embedded HW/SW-systems with hard timing constraints generated by a HW/SW cosynthesis system. It consists of a standard core processor and an application specific coprocessor, which is emulated ...
Hardware-software cosynthesis for microcontrollers
Readings in hardware/software co-design

The authors present a software-oriented approach to hardware-software partitioning, which avoids restrictions on the software semantics, and an iterative partitioning process based on " hardware extraction" controlled by a cast function. This process is ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

EURO-DAC '95/EURO-VHDL '95: Proceedings of the conference on European design automation

December 1995

640 pages

ISBN:0818671564

Chairman:
Gerald Musgrave
Brunel Univ., Uxbridge, Middlesex, UK

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 December 1995

Check for updates

Qualifiers

Article

Conference

EuroDAC95

Sponsor:

SIGDA

EuroDAC95: European Design Automation Conference

September 18 - 22, 1995

Brighton, England

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
126
Total Downloads

Downloads (Last 12 months)27
Downloads (Last 6 weeks)8

Reflects downloads up to 13 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Toporkov V(2002)Simultaneous Scheduling and Assignment of Processes as a Method of Optimization of Architectural Solutions of Computer SystemsAutomation and Remote Control10.1023/A:101372872937162:12(2027-2036)Online publication date: 17-Jan-2002
https://dl.acm.org/doi/10.1023/A%3A1013728729371
Chang JPedram M(1999)Codex-dpProceedings of the conference on Design, automation and test in Europe10.1145/307418.307566(114-es)Online publication date: 1-Jan-1999
https://dl.acm.org/doi/10.1145/307418.307566
Balboni AFornaciari WSciuto DVincenzi M(1996)The use of a virtual instruction set for the software synthesis of Hw/Sw embedded systemsProceedings of the 9th international symposium on System synthesis10.5555/524431.857936Online publication date: 6-Nov-1996
https://dl.acm.org/doi/10.5555/524431.857936
Tanurhan YGölz HSchmerler SMüller-Glaser KSymonds GNebel W(1996)An approach for integrated specification and design of real-time systemsProceedings of the conference on European design automation10.5555/252471.252518(258-263)Online publication date: 20-Sep-1996
https://dl.acm.org/doi/10.5555/252471.252518

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Hardware/software partitioning and pipelined scheduling on runtime reconfigurable FPGAs

A prototyping system for verification and evaluation in hardware-software cosynthesis

Hardware-software cosynthesis for microcontrollers