Article

NEMTronics: Symbiotic integration of nanoelectronic and nanomechanical devices for energy-efficient adaptive computing

Authors:

Seetharam Narasimhan,

Swarup BhuniaAuthors Info & Claims

NANOARCH '11: Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures

Pages 210 - 217

https://doi.org/10.1109/NANOARCH.2011.5941506

Published: 08 June 2011 Publication History

Abstract

Heterogeneity, programmability and parallelism are expected to be the key drivers for future nanoelectronics systems. The proposed work builds on these key drivers to achieve an energy-efficient, adaptive, and reliable computing framework. The primary intellectual merit of this effort lies in the heterogeneous integration of two fundamentally different state variables - charge-based electronics and electromechanical. We exploit the complementary capabilities of the two layers - high-performance operation of nanoscale FET and ultralow-power and harsh environment operation of NEMS - to merge the benefit of both. The layers are used in a symbiotic manner where each addresses the limitations of the other. The leakage/programmability issues in FET layer are addressed by exploiting the near-zero leakage and low ON-resistance of NEMS switches. The reliability and drivability issues of NEMS layer are addressed by FETs. The innovative memory based computing architecture exploits the density advantage of nanoscale memory to reduce the programmable interconnect overhead of traditional reconfigurable computing. It enables realizing custom computing functions in a core-based architecture to improve energy efficiency through hardware acceleration. The fundamental questions on the effectiveness of nanomechanical computing and the physics of its interaction with charge-based nanoelectronics are investigated.

References

[1]

P. Kogge et al., "Exascale computing study: technology challenges in achieving exascale systems", DARPA Report, 2008.

[2]

R. W. Johnson, J. L. Evans, P. Jacobsen, J. R. Thompson, and M. Christoph, "The changing automotive environment: high-temperature electronics", IEEE Transactions on Electronics Packaging Manufacturing, vol. 27, no. 3, July 2004.

[3]

J. Balfour, W.J. Dally, D. Black-Schaffer, V. Parikh, J.S. Park, "An Energy-Efficient Processor Architecture for Embedded Systems," Computer Architecture Letters, vol.7, no.1, pp.29-32, 2007.

Digital Library

[4]

Y. Li et al, "Operating SOI CMOS technology in extreme environments," Silicon Monolithic Integrated Circuits in RF Systems, 2003.

[5]

P.G. Neudeck et al., "High-temperature electronics--A role for wide bandgap semiconductors", Proc. of the IEEE, vol. 90, no. 6, June 2002.

[6]

A.C. Patil et al., "Fully-monolithic, 600°C differential amplifiers in 6H SiC JFET IC technology," Custom Integrated Circuits Conference, 2009.

[7]

T.-H. Lee, S. Bhunia, and M. Mehregany, "Electromechanical Computing at 500°C with Silicon Carbide," Science, vol. 329, no. 5997, pp. 1316-1318, Sep. 2010.

[8]

H.F. Dadgour and K. Banerjee, "Design and analysis of hybrid NEMSCMOS circuit for ultra low-power applications," DAC, 2007.

Digital Library

[9]

R. S. Chakraborty, S. Narasimhan and S. Bhunia, "Hybridization of CMOS with CNT-based nano electromechanical switch for low leakage and robust circuit design," IEEE Trans. on Circuits and Systems, vol. 54, no. 7, pp. 2480-2488, Nov. 2007.

[10]

K. Alzoubi et al., "Complementary nano-electromechanical switches for ultra-low power embedded processors", GLSVLSI, 2009.

Digital Library

[11]

F. Chen et al., "Integrated circuit design with NEM relays", ICCAD, 2008.

Digital Library

[12]

C. Chen et al, "Efficient FPGAs using nanoelectromechanical relays", FPGA, 2010.

Digital Library

[13]

X. Wang, S. Narasimhan, A. Krishna, F.G. Wolff, S. Rajgopal, T.-H. Lee, M. Mehregany, and S. Bhunia, "High-temperature (500°C) FPGA using SiC nano-electro-mechanical system switches," Design Automation and Test in Europe (DATE), 2011.

[14]

S. Paul and S. Bhunia, "Computing with Nanoscale Memory: Model and Architecture," IEEE/ACM International Symposium on Nanoscale Architecture (NANOARCH), pp. 1-6, 2009.

Digital Library

[15]

X.M.H. Huang, C.A. Zorman, M. Mehregany, and M.L. Roukes, "Microwave-frequency nanoelectromechanical systems," Nature, vol. 421, pg. 496, 2003.

[16]

M. Cho, C. Liu, D. H. Kim, S. Lim, and S. Mukhopadhyay, "Design Method and Test Structure to Characterize and Repair TSV Defect Induced Signal Degradation in 3D System," IEEE International Conference on Computer Aided Design (ICCAD), Nov. 2010.

Digital Library

[17]

Process Integration, Devices and Structures, ITRS 2007 {Online} http://www.itrs.net/Links/2007ITRS/2007_Chapte rs/2007_PIDS.pdf

[18]

M. L. Bushnell and V. D. Agrawal, "Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits," Boston, Springer, 2005.

Cited By

Zhang CDeng PGeng HLiu JZhu QXiong JShi YFettweis GNebel W(2014)MSimProceedings of the conference on Design, Automation & Test in Europe10.5555/2616606.2616998(1-5)Online publication date: 24-Mar-2014
https://dl.acm.org/doi/10.5555/2616606.2616998
Bhunia SRanganathan VHe TRajgopal SYang RMehregany MFeng PFettweis GNebel W(2014)Toward ultralow-power computing at exteme with silicon carbide (SiC) nanoelectromechanical logicProceedings of the conference on Design, Automation & Test in Europe10.5555/2616606.2616891(1-6)Online publication date: 24-Mar-2014
https://dl.acm.org/doi/10.5555/2616606.2616891
Brelsford KPérez López SFernandez-Gomez S(2014)Energy efficient computationIntegration, the VLSI Journal10.1016/j.vlsi.2013.07.00147:1(1-11)Online publication date: 1-Jan-2014
https://dl.acm.org/doi/10.1016/j.vlsi.2013.07.001

Index Terms

NEMTronics: Symbiotic integration of nanoelectronic and nanomechanical devices for energy-efficient adaptive computing
1. Applied computing
  1. Physical sciences and engineering
    1. Electronics
2. Hardware
  1. Robustness

Recommendations

Analysis of power-performance for ultra-thin-body GeOI logic circuits
ISLPED '11: Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design

This work analyzes the power-performance of the emerging Ultra-Thin-Body (UTB) GeOI devices for logic circuit applications. The impacts of temperature and Vdd scaling on the leakage/delay are studied. Compared with the subthreshold leakage dominated SOI ...
Impact of channel length, gate insulator thickness, gate insulator material, and temperature on the performance of nanoscale FETs

Aggressive technology scaling as per Moore's law has led to elevated power dissipation levels owing to an exponential increase in subthreshold leakage power. Short channel effects (SCEs) due to channel length reduction, gate insulator thickness change, ...
Performance estimation of sub-30 nm junctionless tunnel FET (JLTFET)

In this paper we examined the short channel behavior of junction less tunnel field effect transistor (JLTFET) and a comparison was made with the conventional MOSFET on the basis of variability of device parameter. The JLTFET is a heavily doped ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

NANOARCH '11: Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures

June 2011

229 pages

ISBN:9781457709937

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Computer Society

United States

Publication History

Published: 08 June 2011

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 55 of 87 submissions, 63%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
18
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 14 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Zhang CDeng PGeng HLiu JZhu QXiong JShi YFettweis GNebel W(2014)MSimProceedings of the conference on Design, Automation & Test in Europe10.5555/2616606.2616998(1-5)Online publication date: 24-Mar-2014
https://dl.acm.org/doi/10.5555/2616606.2616998
Bhunia SRanganathan VHe TRajgopal SYang RMehregany MFeng PFettweis GNebel W(2014)Toward ultralow-power computing at exteme with silicon carbide (SiC) nanoelectromechanical logicProceedings of the conference on Design, Automation & Test in Europe10.5555/2616606.2616891(1-6)Online publication date: 24-Mar-2014
https://dl.acm.org/doi/10.5555/2616606.2616891
Brelsford KPérez López SFernandez-Gomez S(2014)Energy efficient computationIntegration, the VLSI Journal10.1016/j.vlsi.2013.07.00147:1(1-11)Online publication date: 1-Jan-2014
https://dl.acm.org/doi/10.1016/j.vlsi.2013.07.001

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents