research-article

Characterizing and evaluating voltage noise in multi-core near-threshold processors

Authors:

David BrooksAuthors Info & Claims

ISLPED '13: Proceedings of the 2013 International Symposium on Low Power Electronics and Design

Pages 82 - 87

Published: 04 September 2013 Publication History

Get Access

Abstract

Lowering the supply voltage to improve energy efficiency leads to higher load current and elevated supply sensitivity. In this paper, we provide the first quantitative analysis of voltage noise in multi-core near-threshold processors in a future 10nm technology across SPEC CPU2006 benchmarks. Our results reveal larger guardband requirement and significant energy efficiency loss due to power delivery nonidealities at near threshold, and highlight the importance of accurate voltage noise characterization for design exploration of energy-centric computing systems using near-threshold cores.

References

[1]

D. G. Andersen et. al. FAWN: a Fast Array of Wimpy Nodes. In SOSP, 2009.

Digital Library

Google Scholar

[2]

R. G. Dreslinski et. al. Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits. Proceedings of the IEEE, 2010.

Google Scholar

[3]

M. S. Gupta et. al. DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors. In HPCA, 2008.

Google Scholar

[4]

Y. Hoskote et. al. A 5-GHz Mesh Interconnect for a Teraflops Processor. Micro, IEEE, 2007.

Digital Library

Google Scholar

[5]

Intel Corp. Voltage Regulator Module and Enterprise Voltage Regulator-Down. 11.1 edition, 2009.

Google Scholar

[6]

S. Kanev et. al. XIOSim: Power-Performance Modeling of Mobile x86 Cores. In ISLPED, 2012.

Digital Library

Google Scholar

[7]

U. R. Karpuzcu et. al. Varius-ntv: A microarchitectural model to capture the increased sensitivity of manycores to process variations at near-threshold voltages. In DSN, 2012.

Digital Library

Google Scholar

[8]

M. Ketkar and E. Chiprout. A Microarchitecture-Based Framework for pre- and post-Silicon Power Delivery Analysis. In MICRO, 2009.

Digital Library

Google Scholar

[9]

Y. Kim and L. John. Automated di/dt Stressmark Generation for Microprocessor Power Delivery Networks. In ISLPED, 2011.

Digital Library

Google Scholar

[10]

S. Seo, R. G. Dreslinski, M. Woh, Y. Park, C. Charkrabari, S. Mahlke, D. Blaauw, and T. Mudge. Process variation in near-threshold wide simd architectures. In DAC, 2012.

Digital Library

Google Scholar

[11]

S. Sinha et. al. Exploring sub-20nm FinFET Design with Predictive Technology Models. In DAC, 2012.

Digital Library

Google Scholar

[12]

A. A. Sinkar, H. Wang, and N. S. Kim. Workload-aware voltage regulator optimization for power efficient multi-core processors. In DATE, 2012.

Digital Library

Google Scholar

[13]

R. Zhang et. al. Some limits of power delivery in the multicore era. In WEED-12 at ISCA-39, 2012.

Google Scholar

Cited By

View all

Gu YYan DVerma VStan MZhang X(2018)SRAM based opportunistic energy efficiency improvement in dual-supply near-threshold processorsProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196121(1-6)Online publication date: 24-Jun-2018
https://dl.acm.org/doi/10.1145/3195970.3196121
Teja SKulkarni J(2018)Soft-FETProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196117(1-6)Online publication date: 24-Jun-2018
https://dl.acm.org/doi/10.1145/3195970.3196117
Zou ALeng JHe XZu YReddi VZhang X(2018)Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulatorsProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196037(1-6)Online publication date: 24-Jun-2018
https://dl.acm.org/doi/10.1145/3195970.3196037
Show More Cited By

Index Terms

Characterizing and evaluating voltage noise in multi-core near-threshold processors

Recommendations

Multi-threshold voltage FinFET sequential circuits

New multi threshold voltage (multi-V_th) brute-force FinFET sequential circuits with independent-gate bias, work-function engineering, and gate-drain/source overlap engineering techniques are presented in this paper. The total active mode power ...
Threshold Voltage Design of UTB SOI SRAM With Improved Stability/Variability for Ultralow Voltage Near Subthreshold Operation

This paper analyzes and compares the stability, margin, performance, and variability of ultrathin-body (UTB) SOI 6T SRAM cells operating near the subthreshold region with different threshold voltage $(V_{\rm th})$ design. Our results indicate that UTB ...
Threshold voltage degradation under high Vgs and low Vds on 200V SOI power devices

The hot-carrier degradation behavior of the 200V lateral insulated gate bipolar transistor and lateral diffused MOS transistor both on SOI substrates (SOI-LIGBT and SOI-LDMOS) under high Vgs and low Vds is experimentally investigated. It is shown that ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ISLPED '13: Proceedings of the 2013 International Symposium on Low Power Electronics and Design

September 2013

440 pages

ISBN:9781479912353

General Chairs:
Pai Chou
UC Irvine / NTHU Taiwan
,
Ru Huang
Peking University
,
Program Chairs:
Yuan Xie
Penn State / AMD
,
Tanay Karnik
Intel

Publisher

IEEE Press

Publication History

Published: 04 September 2013

Check for updates

Qualifiers

Research-article

Conference

ISLPED'13

Sponsor:

SIGDA

ISLPED'13: International Symposium on Low Power Electronics and Design

September 4 - 6, 2013

Beijing, China

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
105
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 18 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Gu YYan DVerma VStan MZhang X(2018)SRAM based opportunistic energy efficiency improvement in dual-supply near-threshold processorsProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196121(1-6)Online publication date: 24-Jun-2018
https://dl.acm.org/doi/10.1145/3195970.3196121
Teja SKulkarni J(2018)Soft-FETProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196117(1-6)Online publication date: 24-Jun-2018
https://dl.acm.org/doi/10.1145/3195970.3196117
Zou ALeng JHe XZu YReddi VZhang X(2018)Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulatorsProceedings of the 55th Annual Design Automation Conference10.1145/3195970.3196037(1-6)Online publication date: 24-Jun-2018
https://dl.acm.org/doi/10.1145/3195970.3196037
Zou ALeng JHe XZu YGill CReddi VZhang XOskin MInoue K(2018)Voltage-stacked GPUsProceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO.2018.00039(390-402)Online publication date: 20-Oct-2018
https://dl.acm.org/doi/10.1109/MICRO.2018.00039
Basu SDuch LBraojos RAnsaloni GPozzi LAtienza D(2017)An Inexact Ultra-low Power Bio-signal Processing Architecture With Lightweight Error RecoveryACM Transactions on Embedded Computing Systems10.1145/312656516:5s(1-19)Online publication date: 27-Sep-2017
https://dl.acm.org/doi/10.1145/3126565
Skarlatos DThomas RAgrawal AQin SPilawa-Podgurski RKarpuzcu UTeodorescu RKim NTorrellas JHsu WYang CLipasti MLee H(2016)SnatchThe 49th Annual IEEE/ACM International Symposium on Microarchitecture10.5555/3195638.3195704(1-12)Online publication date: 15-Oct-2016
https://dl.acm.org/doi/10.5555/3195638.3195704
Bertran RBuyuktosunoglu ABose PSlegel TSalem GCarey SRizzolo RStrach TFlautner KWenisch TOzer EFerdman M(2014)Voltage Noise in Multi-Core ProcessorsProceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO.2014.12(368-380)Online publication date: 13-Dec-2014
https://dl.acm.org/doi/10.1109/MICRO.2014.12

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Multi-threshold voltage FinFET sequential circuits

Threshold Voltage Design of UTB SOI SRAM With Improved Stability/Variability for Ultralow Voltage Near Subthreshold Operation

Threshold voltage degradation under high Vgs and low Vds on 200V SOI power devices