A heuristic covering technique for optimizing average-case delay in the technology mapping of asynchronous burst-mode circuits
Authors: 
P. Beerel, W. Chou, K. YunAuthors Info & Claims
Pages 284 - 289
References
[1]
P. A. Beerel, K. Yun, and W.-C. Chou. Optimizing average-case delay in technology mapping of burstmode circuits. In Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems, April 1996.
[2]
K. Chaudhary and M. Pedram. Computing the area versus delay trade-off curves in technology mapping. IEEE Transactions on Computer-Aided Design, pages 1480-1489, Dec. 1995.
[3]
K. Keutzer. DAGON: Technology binding and local optimization by DAG matching. In 2~th Design Automation Conference, pages 341-347. IEEE/ACM, 1987.
[4]
D. Kung. Path sensitization in hazard-free circuits, 1995. In collection of papers of the A CM International Workshop on Timing Issues in the Specification of and Synthesis of Digital Systems.
[5]
L. Lavagno, K. Keutzer, and A. Sangiovanni- Vincentelli. Synthesis of hazard-free asynchronous circuits with bounded wire delays. IEEE Transactions on Computer-Aided Design, 14(1):61-86, Jan. 1995.
[6]
C. J. Myers, P. A. Beerel, and T. H.-Y. Meng. Technology-mapping of timed-circuits. In 2nd Working Conference on Asynchronous Design Methodologies, May 1995.
[7]
S. Nowick and B. Coates. UCLOCK: automated design of high-performance unclocked state machines. In Proceedings of the 199~ IEEE International Conferen ce on Computer Design: VLSI in Computers and Processors, October 1994.
[8]
R. Rudell. Logic Synthesis for VLSI Design. PhD thesis, U. C. Berkeley, Apr. 1989. Memorandum UCB/ERL M89/49.
[9]
P. Siegel and G. DeMicheli. Decomposition methods for library binding of speed-independent asynchronous designs. In IEEE/ACM 199~ ICCAD Digest of Technical Paper, 1994.
[10]
P. Siegel, G. D. Micheli, and D. Dill. Automatic technology mapping for generalized fundamental-mode asynchronous designs. In Proc. A CM//IEEE Design Automation Conference, pages 61-67, June 1993.
[11]
H. J. Touati, C. W. Moon, R. K. Brayton, and A. Wang. Performance-oriented technology mapping. In W. J. Dalley, editor, 6th MIT Conference on Advanced VLSI Conference, pages 79-97, 1995.
[12]
C.-Y. Tsui, M. Pedram, and A. M. Despain. Power efficient technology decomposition and mapping under an extended power consumption model. IEEE Transactions on Computer-Aided Design, 13(9):1110-1122, 1995.
[13]
K. Y. Yun. Synthesis of Asynchronous Controllers for Heterogeneous Systems. PhD thesis, Stanford University, Aug. 1994.
[14]
K. Y. Yun, D. L. Dill, and S. M. Nowick. Synthesis of 3D asynchronous state machines. In International Conference on Computer Design, ICCD-1992. IEEE Computer Society Press, 1992.
Index Terms
- A heuristic covering technique for optimizing average-case delay in the technology mapping of asynchronous burst-mode circuits
Recommendations
Average-case technology mapping of asynchronous burst-mode circuits
This paper presents a technology mapper that optimizes the average performance of asynchronous burst-mode control circuits. More specifically, the mapper can be directed to minimize either the average latency or the average cycle time of the circuit. ...
Optimizing average-case delay in technology mapping of burst-mode circuits
ASYNC '96: Proceedings of the 2nd International Symposium on Advanced Research in Asynchronous Circuits and SystemsThis paper presents technology mapping techniques that optimize for average case delay of asynchronous burst-mode control circuits. First, the specification of the circuit is analyzed using stochastic techniques to determine the relative frequency of ...
Technology mapping of timed circuits
ASYNC '95: Proceedings of the 2nd Working Conference on Asynchronous Design MethodologiesThis paper presents an automated procedure for the technology mapping of timed circuits to practical gate libraries. Timed circuits are a class of asynchronous circuits that incorporate explicit timing information in the specification which is used ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Sponsors
- SI-G: SI-G
- ECSI
- EDAC: Electronic Design Automation Consortium
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CS: Computer Society
- IFIP: International Federation for Information Processing
Publisher
IEEE Computer Society Press
Washington, DC, United States
Publication History
Published: 20 September 1996
Check for updates
Qualifiers
- Article
Conference
EuroDAC95
Sponsor:
- SI-G
- EDAC
- SIGDA
- IEEE-CS
- IFIP
Upcoming Conference
DAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 139Total Downloads
- Downloads (Last 12 months)21
- Downloads (Last 6 weeks)9
Reflects downloads up to 20 Nov 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in