Article

Free access

Hardware/software partitioning of VHDL system specifications

Authors:

P. Eles,

K. Kuchcinski,

Z. Peng,

A. DoboliAuthors Info & Claims

EURO-DAC '96/EURO-VHDL '96: Proceedings of the conference on European design automation

Pages 434 - 439

Published: 20 September 1996 Publication History

PDF eReader

References

[1]

J.K. Adams, D.E. Thomas, Multiple-Process Behavioral Synthesis for Mixed Hardware-Software Systems, Proc. Int. Syrup. on Syst. Synth., September '95, IEEE CS Press, 10-15.

Digital Library

Google Scholar

[2]

K. Buchenrieder, C. Weith, A Prototyping Environment for Control-Oriented HW/SW Systems Using State-Charts, Activity-Charts and FPGA's, Proc. of EURO-DAC/VHDL'94, IEEE CS Press, 1994, 60-65.

Digital Library

Google Scholar

[3]

M. Chiodo, D. Engels, E Guisto, H. Hsieh, A. Jurecska, L. Lavagno, K. Suzuki, A. Sangiovanni-Vincentelli,A Case Study in Computer-Aided Co-design of Embedded Systems, Design Automation for Embedded Systems, 1, 1996, 51-67.

Digital Library

Google Scholar

[4]

M. De Prycker, Asynchronous Transfer Mode: Solution for Broadband ISDN, Ellis Horwood, New York, 1993.

Digital Library

Google Scholar

[5]

W. Ecker, Using VHDL for HW/SW Co-Specification, Proc. of the EURO-DACVHDL'93, IEEE CS Press, 500-505.

Google Scholar

[6]

P. Eles, K. Kuchcinski, Z. Peng, M. Minea, Synthesis of VHDL Concurrent Processes, Proc. of EURO-DAC/VH- DL'94, IEEE CS Press, 1994, 540-545.

Digital Library

Google Scholar

[7]

P. Eles, Z. Peng, K. Kuchcinski, A. Doboli, Pelformance Guided System Level Hardware~Software Partitioning with Iterative Improvement Heuristics, Res. Rep. LiTH-IDA-R-95-26, Dep. of Comp. and Inf. Science, Link6ping University, 1995.

Google Scholar

[8]

R. Ernst, J. Henkel, T. Benner, Hardware-Software Co-Synthesis for Microcontrollers, IEEE Design & Test of Computers, September 1993, 64-75.

Digital Library

Google Scholar

[9]

Glover, E. Taillard, D. de Werra, A User's Guide to Tabu Search, Annals of Operations Research, vol. 41, 1993, 3-28.

Digital Library

Google Scholar

[10]

R.K. Gupta, G. De Micheli, Hardware-Software Cosynthesis for Digital Systems, IEEE Design & Test of Computers, September 1993, 29-41.

Digital Library

Google Scholar

[11]

IEEE Standard VHDL Language Reference Manual, IEEE Std 1076-1993, 1994.

Google Scholar

[12]

T. Ben Ismail, A.A. Jerraya, Synthesis Steps and Design Models for Codesign, Computer, February 1995, 44-52.

Digital Library

Google Scholar

[13]

A. Kalavade, E.A. Lee, A Global Criticality~Local Phase Driven Algorithm for the Constrained Hardware~Software Partitioning Problem, Proc. of Third International Workshop on Hardware/Software Codesign, IEEE CS Press, 1994, 42-48.

Digital Library

Google Scholar

[14]

S. Kirkpatrick, C.D. Gelatt, M.E Vecchi, Optimization by simulated annealing, Science, vol. 220, no. 4598, 1983, 671-680.

Crossref

Google Scholar

[15]

S. Narayan, F. Vahid, D.D. Gajski, Modeling with SpecCharts, Technical Report #90-20, Dept. of Inf. and Comp. Science, Univ. of California, Irvine, 1990/1992.

Google Scholar

[16]

Z. Peng, K. Kuchcinski, An Algorithm for Partitioning of Application Specific Systems, Proc. EDAC'93, IEEE CS Press, 1993, 316-321.

Google Scholar

[17]

Z. Peng, K. Kuchcinski, Automated Transformation of Algorithms into Register-Transfer Level Implementation, IEEE Trans. on Comp.-Aided Des. of Integr. Circ. and Syst., V13, no. 2, February 1994, 150-166.

Digital Library

Google Scholar

[18]

E Vahid, S. Narayan, D. Gajski, SpecCharts: A VHDL Front- End for Embedded Systems, IEEE Trans. on Comp.-Aided Des. of Integr. Circ. and Syst., V14, no. 6, June 1995, 150-166.

Digital Library

Google Scholar

Cited By

View all

Mann ZOrbáN AFarkas V(2018)Evaluating the Kernighan-Lin Heuristic for Hardware/Software PartitioningInternational Journal of Applied Mathematics and Computer Science10.2478/v10006-007-0022-317:2(249-267)Online publication date: 15-Dec-2018
https://dl.acm.org/doi/10.2478/v10006-007-0022-3
Tahaee SJahangir A(2010)A polynomial algorithm for partitioning problemsACM Transactions on Embedded Computing Systems (TECS)10.1145/1721695.17217009:4(1-38)Online publication date: 6-Apr-2010
https://dl.acm.org/doi/10.1145/1721695.1721700
Jantsch ABjuréus PBolsens I(2000)Composite signal flowProceedings of the conference on Design, automation and test in Europe10.1145/343647.343723(154-160)Online publication date: 1-Jan-2000
https://dl.acm.org/doi/10.1145/343647.343723

Index Terms

Hardware/software partitioning of VHDL system specifications
1. Computing methodologies
  1. Modeling and simulation
    1. Model development and analysis
      1. Modeling methodologies
2. Hardware
  1. Communication hardware, interfaces and storage
  2. Integrated circuits
    1. Logic circuits

Recommendations

VHDL system-level specification and partitioning in a hardware/software co-synthesis environment
CODES '94: Proceedings of the 3rd international workshop on Hardware/software co-design

This paper deals with the problems of system-level specification and partitioning in hardware/software co-design. It first discusses the implication of using VHDL as an implementation-independent specification language. A message passing communication ...
Dynamic hardware/software partitioning: a first approach
DAC '03: Proceedings of the 40th annual Design Automation Conference

Partitioning an application among software running on a microprocessor and hardware co-processors in on-chip configurable logic has been shown to improve performance and energy consumption in embedded systems. Meanwhile, dynamic software optimization ...
A systematic approach to profiling for hardware/software partitioning

In this paper, we present an efficient approach to profiling for HW/SW partitioning. The execution of arbitrary SW code regions is analyzed with a clock-cycle accuracy without introducing an additional profiling induced performance overhead. Based on ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

EURO-DAC '96/EURO-VHDL '96: Proceedings of the conference on European design automation

September 1996

604 pages

ISBN:081867573X

Chairmen:
Graham Symonds
Viewlogic Systems Ltd., Bracknell, Berkshire, UK
,
Wolfgang Nebel
Carl-von-Ossietzky Univ., Oldenburg, Germany

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 20 September 1996

Check for updates

Qualifiers

Article

Conference

EuroDAC95

Sponsor:

SI-G
EDAC
SIGDA
IEEE-CS
IFIP

EuroDAC95: European Design Automation Conference

Geneva, Switzerland

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
382
Total Downloads

Downloads (Last 12 months)24
Downloads (Last 6 weeks)2

Reflects downloads up to 18 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Mann ZOrbáN AFarkas V(2018)Evaluating the Kernighan-Lin Heuristic for Hardware/Software PartitioningInternational Journal of Applied Mathematics and Computer Science10.2478/v10006-007-0022-317:2(249-267)Online publication date: 15-Dec-2018
https://dl.acm.org/doi/10.2478/v10006-007-0022-3
Tahaee SJahangir A(2010)A polynomial algorithm for partitioning problemsACM Transactions on Embedded Computing Systems (TECS)10.1145/1721695.17217009:4(1-38)Online publication date: 6-Apr-2010
https://dl.acm.org/doi/10.1145/1721695.1721700
Jantsch ABjuréus PBolsens I(2000)Composite signal flowProceedings of the conference on Design, automation and test in Europe10.1145/343647.343723(154-160)Online publication date: 1-Jan-2000
https://dl.acm.org/doi/10.1145/343647.343723

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

VHDL system-level specification and partitioning in a hardware/software co-synthesis environment

Dynamic hardware/software partitioning: a first approach

A systematic approach to profiling for hardware/software partitioning