FPGA-based adaptive computing for correlated multi-stream processing
Abstract
In conventional static implementations for correlated streaming applications, computing resources may be inefficiently utilized since multiple stream processors may supply their sub-results at asynchronous rates for result correlation or synchronization. To enhance the resource utilization efficiency, we analyze multi-streaming models and implement an adaptive architecture based on FPGA Partial Reconfiguration (PR) technology. The adaptive system can intelligently schedule and manage various processing modules during run-time. Experimental results demonstrate up to 78.2% improvement in throughput-per-unit-area on unbalanced processing of correlated streams, as well as only 0.3% context switching overhead in the overall processing time in the worst-case.
References
[1]
M. Stonebraker, U. Cetintemel, and S. Zdonik, "The 8 Requirements of Real-time Stream Processing", ACM SIGMOD Record, Volume 34, Issue 4, Dec. 2005.
[2]
M. Liu, J. Lang, et al., "ATCA-based Computation Platform for Data Acquisition and Triggering in Particle Physics Experiments", In Proc. of the International Conference on Field Programmable Logic and Applications, Sep. 2008.
[3]
F. Dittmann and M. Goetz, "Applying Single Processor Algorithms to Schedule Tasks on Reconfigurable Devices Respecting Reconfiguration Times", In Proc. of the 20th International Parallel and Distributed Processing Symposium, Apr. 2006.
[4]
X. Zhou, Y. Wang, X. Huang, and C. Peng, "Fast On-line Task Placement and Scheduling on Reconfigurable Devices", In Proc. of the International Conference on Field Programmable Logic and Applications 2007, Aug. 2007.
[5]
H. Walder and M. Platzner, "Online Scheduling for Block-partitioned Reconfigurable Devices", In Proc. of the Design Automation and Test in Europe Conference and Exhibition 2003, Dec. 2003.
[6]
C. Steiger, H. Walder, and M. Platzner, "Operating Systems for Reconfigurable Embedded Platforms: Online Scheduling of Real-Time Tasks", IEEE Transactions on Computers, Nov. 2004.
[7]
H. K. So, A. Tkachenko, and R. Brodersen, "A Unified Hardware/Software Runtime Environment for FPGA-based Reconfigurable Computers using BORPH", In Proc. of the 4th International Conference on Hardware/Software Codesign and System Synthesis, Oct. 2006.
[8]
J. Zhu, Ingo Sander and Axel Jantsch, "Performance Analysis of Reconfiguration in Adaptive Real-time Streaming Applications", In Proc. of the 6th Workshop on Embedded Systems for Real-time Multimedia, Oct. 2008.
[9]
T. Ito, K. Mishou, Y. Okuyama, and K. Kuroda, "A Hardware Resource Management System for Adaptive Computing on Dynamically Reconfigurable Devices", In Proc. of the Japan-China Joint Workshop on Frontier of Computer Science and Technology, Nov. 2006.
[10]
E. A. Lee and D. G. Messerschmitt, "Synchronous Data Flow", In Proc. of the IEEE, Vol. 75, No. 9, Sep. 1987.
[11]
E. A. Lee and D. G. Messerschmitt, "Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing", IEEE Transactions on Computers, Vol. C-36, No. 1, Jan. 1987.
[12]
M. Liu, W. Kuehn, Z. Lu, and A. Jantsch, "Run-time Partial Reconfiguration Speed Investigation and Architectural Design Space Exploration", In Proc. of the International Conference on Field Programmable Logic and Applications, Aug. 2009.
[13]
M. Liu, Z. Lu, W. Kuehn, S. Yang, and A. Jantsch, "A Reconfigurable Design Framework for FPGA Adaptive Computing", In Proc. of the International Conference on ReConFigurable Computing and FPGAs, Dec. 2009.
Recommendations
FPGA-based hardware accelerator for high-performance data-stream processing
An approach to solving high-performance data-stream processing is proposed based on hardware solutions that use a field-programmable gate array. The described HDG hardware solution was successfully applied to video data streams. The computation capacity ...
Multi-video processing applications on FPGA
With the increasing needs of processing power in video and image processing for advanced media and communication applications, it is mandatory to go further than the software implementation to provide generic, real time, low cost and high performance ...
Dual-Paradigm Stream Processing
ICPP '18: Proceedings of the 47th International Conference on Parallel ProcessingExisting stream processing frameworks operate either under data stream paradigm processing data record by record to favor low latency, or under operation stream paradigm processing data in micro-batches to desire high throughput. For complex and mutable ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
March 2010
1868 pages
ISBN:9783981080162
- General Chairs:
- Giovanni De Micheli,
- Bashir Al-Hashimi,
- Program Chairs:
- Wolfgang Mueller,
- Enrico Macii
Sponsors
- EDAA: European Design Automation Association
- ECSI
- EDAC: Electronic Design Automation Consortium
- SIGDA: ACM Special Interest Group on Design Automation
- The IEEE Computer Society TTTC
- The IEEE Computer Society DATC
- The Russian Academy of Sciences: The Russian Academy of Sciences
Publisher
European Design and Automation Association
Leuven, Belgium
Publication History
Published: 08 March 2010
Check for updates
Qualifiers
- Research-article
Conference
DATE '10
Sponsor:
- EDAA
- EDAC
- SIGDA
- The Russian Academy of Sciences
Acceptance Rates
Overall Acceptance Rate 518 of 1,794 submissions, 29%
Upcoming Conference
DATE '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 71Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 14 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in