research-article

Increasing PCM main memory lifetime

Authors:

Alexandre P. Ferreira,

Daniel MosséAuthors Info & Claims

DATE '10: Proceedings of the Conference on Design, Automation and Test in Europe

Pages 914 - 919

Published: 08 March 2010 Publication History

Get Access

Abstract

The introduction of Phase-Change Memory (PCM) as a main memory technology has great potential to achieve a large energy reduction. PCM has desirable energy and scalability properties, but its use for main memory also poses challenges such as limited write endurance with at most 10⁷ writes per bit cell before failure. This paper describes techniques to enhance the lifetime of PCM when used for main memory. Our techniques are (a) writeback minimization with new cache replacement policies, (b) avoidance of unnecessary writes, which write only the bit cells that are actually changed, and (c) endurance management with a novel PCM-aware swap algorithm for wear-leveling. A failure detection algorithm is also incorporated to improve the reliability of PCM. With these approaches, the lifetime of a PCM main memory is increased from just a few days to over 8 years.

References

[1]

N. AbouGhazaleh, B. Childers, D. Mossé, and R. Melhem, "Power management in external memory using PA-CDRAM," in The Int'l. Journal for Embedded Systems (IJES), vol. 3--1, 2007, pp. 65--72.

Google Scholar

[2]

W. Zhang and T. Li, "Exploring phase change memory and 3D die-stacking for power/thermal friendly, fast and durable memory architectures," in Int'l. Conf. on Parallel Architectures and Compilation Techniques (PACT), 2009, pp. 101--112.

Digital Library

Google Scholar

[3]

M. K. Qureshi, V. Srinivasan, and J. A. Rivers, "Scalable high performance main memory system using phase-change memory technology," in Int'l. Symp. on Computer Architecture (ISCA), 2009, pp. 24--33.

Digital Library

Google Scholar

[4]

B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, "Architecting phase change memory as a scalable dram alternative," in Int'l. Symp. on Computer Architecture (ISCA), 2009, pp. 2--13.

Digital Library

Google Scholar

[5]

P. Zhou, B. Zhao, J. Yang, and Y. Zhang, "A durable and energy efficient main memory using phase change memory technology," in Int'l. Symp. on Computer Architecture (ISCA), 2009, pp. 14--23.

Digital Library

Google Scholar

[6]

S. Raoux et al., "Phase-change random access memory: A scalable technology," in IBM Journal of Research and Development, vol. 52, no. 4, 2008, pp. 465--479.

Digital Library

Google Scholar

[7]

S. Mylavarapu, S. Choudhuri, A. Shrivastava, J. Lee, and T. Givargis, "Fsaf: File system aware flash translation layer for nand flash memories," in DATE '09., April 2009, pp. 399--404.

Digital Library

Google Scholar

[8]

K. Takeuchi, "Novel co-design of nand flash memory and nand flash controller circuits for sub-30 nm low-power high-speed solid-state drives (ssd)," Solid-State Circuits, IEEE Journal of, vol. 44, no. 4, pp. 1227--1234, April 2009.

Crossref

Google Scholar

[9]

"Process integration, devices and structures," in Int'l. Technology Roadmap for Semiconductors, 2007.

Google Scholar

[10]

Lee, K. J. et al, "A 90 nm 1.8 v 512 mb diode-switch pram with 266 mb/s read throughput," Solid-State Circuits, IEEE Journal of, vol. 43, no. 1, pp. 150--162, Jan. 2008.

Crossref

Google Scholar

[11]

Kang et al, "A 0.1 μm 1.8V 256Mb 66MHz Synchronous Burst PRAM," in IEEE Int'l. Solid-State Circuits Conf. (ISSCC), 2006.

Google Scholar

Cited By

View all

Narayan AThonnart YVivet PCoskun AJoshi A(2022)Architecting Optically Controlled Phase Change MemoryACM Transactions on Architecture and Code Optimization10.1145/353325219:4(1-26)Online publication date: 7-Dec-2022
https://dl.acm.org/doi/10.1145/3533252
Hakert CChen KSchirmeier HBauer LGenssler Pvon der Brüggen GAmrouch HHenkel JChen J(2022)Software-Managed Read and Write Wear-Leveling for Non-Volatile Main MemoryACM Transactions on Embedded Computing Systems10.1145/348383921:1(1-24)Online publication date: 10-Feb-2022
https://dl.acm.org/doi/10.1145/3483839
Shin DJang HOh KLee J(2022)An Energy-Efficient DRAM Cache Architecture for Mobile Platforms With PCM-Based Main MemoryACM Transactions on Embedded Computing Systems10.1145/345199521:1(1-22)Online publication date: 14-Jan-2022
https://dl.acm.org/doi/10.1145/3451995
Show More Cited By

Recommendations

Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling
MICRO 42: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture

Phase Change Memory (PCM) is an emerging memory technology that can increase main memory capacity in a cost-effective and power-efficient manner. However, PCM cells can endure only a maximum of 10⁷ - 10⁸ writes, making a PCM based system have a lifetime ...
HL-PCM: MLC PCM Main Memory with Accelerated Read
Multi-Level Cell Phase Change Memory (MLC PCM) is a promising candidate technology for DRAM replacement in main memory of modern computers. Despite of its high density and low power advantages, this technology seriously suffers from slow read and write ...
Write reconstruction for write throughput improvement on MLC PCM based main memory

The emerging Phase Change Memory (PCM) is considered as one of the most promising candidates to replace DRAM as main memory due to its better scalability and non-volatility. With multi-bit storage capability, Multiple-Level-Cell (MLC) PCM outperforms ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DATE '10: Proceedings of the Conference on Design, Automation and Test in Europe

March 2010

1868 pages

ISBN:9783981080162

General Chairs:
Giovanni De Micheli
EPF Lausanne, CH
,
Bashir Al-Hashimi
University of Southampton, UK
,
Program Chairs:
Wolfgang Mueller
University of Paderborn, SE
,
Enrico Macii
Politecnico di Torino, IT

Publisher

European Design and Automation Association

Leuven, Belgium

Publication History

Published: 08 March 2010

Check for updates

Qualifiers

Research-article

Conference

DATE '10

Sponsor:

EDAA
EDAC
SIGDA
The Russian Academy of Sciences

DATE '10: Design, Automation and Test in Europe

March 8 - 12, 2010

Germany, Dresden

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

60
Total Citations
View Citations
667
Total Downloads

Downloads (Last 12 months)5
Downloads (Last 6 weeks)0

Reflects downloads up to 24 Sep 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Narayan AThonnart YVivet PCoskun AJoshi A(2022)Architecting Optically Controlled Phase Change MemoryACM Transactions on Architecture and Code Optimization10.1145/353325219:4(1-26)Online publication date: 7-Dec-2022
https://dl.acm.org/doi/10.1145/3533252
Hakert CChen KSchirmeier HBauer LGenssler Pvon der Brüggen GAmrouch HHenkel JChen J(2022)Software-Managed Read and Write Wear-Leveling for Non-Volatile Main MemoryACM Transactions on Embedded Computing Systems10.1145/348383921:1(1-24)Online publication date: 10-Feb-2022
https://dl.acm.org/doi/10.1145/3483839
Shin DJang HOh KLee J(2022)An Energy-Efficient DRAM Cache Architecture for Mobile Platforms With PCM-Based Main MemoryACM Transactions on Embedded Computing Systems10.1145/345199521:1(1-22)Online publication date: 14-Jan-2022
https://dl.acm.org/doi/10.1145/3451995
Zhang BDu D(2021)NVLSM: A Persistent Memory Key-Value Store Using Log-Structured Merge Tree with Accumulative CompactionACM Transactions on Storage10.1145/345330017:3(1-26)Online publication date: 16-Aug-2021
https://dl.acm.org/doi/10.1145/3453300
Song SDas AMutlu OKandasamy NDing CMaas M(2020)Improving phase change memory performance with data content aware accessProceedings of the 2020 ACM SIGPLAN International Symposium on Memory Management10.1145/3381898.3397210(30-47)Online publication date: 16-Jun-2020
https://dl.acm.org/doi/10.1145/3381898.3397210
Nath AAgarwal SKapoor H(2020)Reuse Distance-based Victim Cache for Effective Utilisation of Hybrid Main Memory SystemACM Transactions on Design Automation of Electronic Systems10.1145/338073225:3(1-32)Online publication date: 28-Feb-2020
https://dl.acm.org/doi/10.1145/3380732
Gogte VWang WDiestelhorst SKolli AChen PNarayanasamy SWenisch TMerchant AWeatherspoon H(2019)Software wear management for persistent memoriesProceedings of the 17th USENIX Conference on File and Storage Technologies10.5555/3323298.3323303(45-63)Online publication date: 25-Feb-2019
https://dl.acm.org/doi/10.5555/3323298.3323303
Li SHuang KHuang LZhu J(2019)LiwePMSACM Journal on Emerging Technologies in Computing Systems10.1145/332796315:3(1-24)Online publication date: 10-Jun-2019
https://dl.acm.org/doi/10.1145/3327963
Bakhshalipour MFaraji AGhahani SSamandi FLotfi-Kamran PSarbazi-Azad H(2019)Reducing Writebacks Through In-Cache DisplacementACM Transactions on Design Automation of Electronic Systems10.1145/328918724:2(1-21)Online publication date: 10-Jan-2019
https://dl.acm.org/doi/10.1145/3289187
Lee MKang DEom Y(2018)M-CLOCKACM Transactions on Storage10.1145/321673014:3(1-17)Online publication date: 3-Oct-2018
https://dl.acm.org/doi/10.1145/3216730
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling

HL-PCM: MLC PCM Main Memory with Accelerated Read

Write reconstruction for write throughput improvement on MLC PCM based main memory