Nothing Special   »   [go: up one dir, main page]

skip to main content
10.5555/1509633.1509776acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
research-article

Compiler-managed register file protection for energy-efficient soft error reduction

Published: 19 January 2009 Publication History

Abstract

For embedded systems where neither energy nor reliability can be easily sacrificed, we present an energy efficient soft error protection scheme for register files (RF). Unlike previous approaches, our method explicitly optimizes for energy efficiency and exploits the fundamental tradeoff between reliability and energy. While even simple compiler-managed RF protection scheme is more energy efficient than hardware schemes, this work formulates and solves further compiler optimization problems to significantly enhance the energy efficiency of RF protection schemes by an additional 24%.

References

[1]
S. Mitra, N. Seifert, M. Zhang, Q. Shi, and K. S. Kim, "Robust system design with built-in soft-error resilience," IEEE Computer, vol. 38, pp. 43--52, 2005.
[2]
S. Park, A. Shrivastava, N. Dutt, A. Nicolau, Y. Paek, and E. Earlie, "Bypass aware instruction scheduling for register file power reduction," pp. 173--181, 2006.
[3]
J. A. Blome, S. Gupta, S. Feng, and S. Mahlke, "Cost-efficient soft error protection for embedded microprocessors," in CASES '06, 2006, pp. 421--431.
[4]
T. J. Slegel et al., "IBM's S/390 G5 microprocessor design," IEEE Micro, vol. 19, pp. 12--23, 1999.
[5]
R. Phelan, "Addressing soft errors in ARM core-based SoC," 2003, ARM white paper.
[6]
J. Yan and W. Zhang, "Compiler-guided register reliability improvement against soft errors," in EMSOFT '05, 2005, pp. 203--209.
[7]
P. Montesinos, W. Liu, and J. Torrellas, "Using register lifetime predictions to protect register files against soft errors," in DSN '07, 2007, pp. 286--296.
[8]
G. Memik, M. Chowdhury, A. Mallik, and Y. Ismail, "Engineering over-clocking: reliability-performance trade-offs for high-performance register files," DSN '05, pp. 770--779, 2005.
[9]
M. Kandala, W. Zhang, and L. Yang, "An area-efficient approach to improving register file reliability against transient errors," in Int'l Symp. on Embedded Computing, 2007.
[10]
S. S. Mukherjee, C. Weaver, J. Emer, S. K. Reinhardt, and T. Austin, "A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor," in Proc. International Symposium on Microarchitecture, Dec 2003.
[11]
D. Patterson and J. Hennessy, Computer Organization and Design: The Hardware/Software Interface. Morgan Kaufmann Publishers, 2004.
[12]
M. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "Mibench: A free, commercially representative embedded benchmark suite," in Int'l Workshop on Workload Characterization, 2001.
[13]
T. Austin, "SimpleScalar LLC."
[14]
P. Briggs, K. D. Cooper, and L. Torczon, "Improvements to graph coloring register allocation," ACM Trans. Program. Lang. Syst., vol. 16, pp. 428--455, 1994.
[15]
R. E. Sant'Anna, M. E. de Lima, and P. R. M. Maciel, "A left-edge algorithm approach for scheduling and allocation of hardware contexts in dynamically reconfigurable architectures," in Int'l Symp. on Field programmable gate arrays, 2004, pp. 259--259.

Cited By

View all
  • (2009)A compiler optimization to reduce soft errors in register filesACM SIGPLAN Notices10.1145/1543136.154245944:7(41-49)Online publication date: 19-Jun-2009
  • (2009)A compiler optimization to reduce soft errors in register filesProceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems10.1145/1542452.1542459(41-49)Online publication date: 19-Jun-2009
  1. Compiler-managed register file protection for energy-efficient soft error reduction

    Recommendations

    Comments

    Please enable JavaScript to view thecomments powered by Disqus.

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    ASP-DAC '09: Proceedings of the 2009 Asia and South Pacific Design Automation Conference
    January 2009
    902 pages
    ISBN:9781424427482

    Sponsors

    • IEEE Circuits and Systems Society
    • SIGDA: ACM Special Interest Group on Design Automation
    • IPSJ SIGSLDM: Information Processing Society of Japan - SIG System LSI Design Methodology
    • IEICE ESS: Institute of Electronics, Information and Communication Engineers - Engineering Sciences Society

    Publisher

    IEEE Press

    Publication History

    Published: 19 January 2009

    Check for updates

    Qualifiers

    • Research-article

    Conference

    ASPDAC '09
    Sponsor:
    • SIGDA
    • IPSJ SIGSLDM
    • IEICE ESS

    Acceptance Rates

    Overall Acceptance Rate 466 of 1,454 submissions, 32%

    Upcoming Conference

    ASPDAC '25

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 12 Nov 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2009)A compiler optimization to reduce soft errors in register filesACM SIGPLAN Notices10.1145/1543136.154245944:7(41-49)Online publication date: 19-Jun-2009
    • (2009)A compiler optimization to reduce soft errors in register filesProceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems10.1145/1542452.1542459(41-49)Online publication date: 19-Jun-2009

    View Options

    Get Access

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media